NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture

被引：0
|
作者：
Liu, Yuhao [1 ]
Rai, Shubham [1 ]
Ullah, Salim [1 ]
Kumar, Akash [1 ]
机构：
[1] Tech Univ Dresden, Ctr Adv Elect Dresden CfAED, Chair Processor Design, Dresden, Germany
来源：
2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022) | 2022年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：323 / 323
页数：1
相关论文
共 50 条
  • [31] Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns
    Tu, Fengbin
    Yin, Shouyi
    Ouyang, Peng
    Tang, Shibin
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (08) : 2220 - 2233
  • [32] Hardware implementation of neural network with. expansiuble and reconfigurable architecture
    Yun, SB
    Kim, YJ
    Dong, SS
    Lee, CH
    ICONIP'02: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING: COMPUTATIONAL INTELLIGENCE FOR THE E-AGE, 2002, : 970 - 975
  • [33] A reconfigurable generic dual-core architecture
    Kottke, Thomas
    Steininger, Andreas
    DSN 2006 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2006, : 45 - 54
  • [34] Data multiplexed and hardware reused architecture for deep neural network accelerator
    Raut, Gopal
    Biasizzo, Anton
    Dhakad, Narendra
    Gupta, Neha
    Papa, Gregor
    Vishvakarma, Santosh Kumar
    NEUROCOMPUTING, 2022, 486 : 147 - 159
  • [35] Investigation into designing VLSI of a flexible architecture for a deep neural network accelerator
    Arya, Aayushi
    Dixit, Sunita
    Sahoo, Ashok Kumar
    Babu, Y. Rajesh
    Purohit, Priyank
    Abdullah, Ibrahim
    JOURNAL OF ELECTRICAL SYSTEMS, 2024, 20 (06) : 1024 - 1031
  • [36] A DIGITAL NEURAL-NETWORK COPROCESSOR WITH A DYNAMICALLY RECONFIGURABLE PIPELINE ARCHITECTURE
    MORISHITA, T
    TAMURA, Y
    SATONAKA, T
    INOUE, A
    KATSU, S
    OTSUKI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1191 - 1196
  • [37] SMPP: Generic SAT Solver over Reconfigurable Hardware Accelerator
    Yuan, Zhongda
    Ma, Yuchun
    Bian, Jinian
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 443 - 448
  • [38] NEURAL-NETWORK MULTIPROCESSORS APPLIED WITH DYNAMICALLY RECONFIGURABLE PIPELINE ARCHITECTURE
    MORISHITA, T
    TERAMOTO, I
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (12) : 1937 - 1943
  • [39] MLUTNet: A Neural Network for Memory Based Reconfigurable Logic Device Architecture
    Zang, Xuechen
    Nakatake, Shigetoshi
    APPLIED SCIENCES-BASEL, 2021, 11 (13):
  • [40] A High Performance Reconfigurable Hardware Architecture for Lightweight Convolutional Neural Network
    An, Fubang
    Wang, Lingli
    Zhou, Xuegong
    ELECTRONICS, 2023, 12 (13)
12345