A New Hardware Implementation Of The H.264 8x8 Transform And Quantization

被引：7

作者：

Park, Jeoong Sung ^{[1
]}

Ogunfunmi, Tokunbo ^{[2
]}

机构：

[1] Santa Clara Univ, Dept Comp Engn, Santa Clara, CA 95053 USA

[2] Santa Clara Univ, Dept Elect Engn, Santa Clara, CA 95053 USA

来源：

2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS | 2009年

关键词：

H.264; integer transform; quantization;

D O I：

10.1109/ICASSP.2009.4959651

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

H.264/AVC is the most powerful technology in video compression/transmission area because of its high coding efficiency and robustness. In this paper, we propose a new hardware architecture of W integer transform and quantization for H.264 which promises very low resource utilization. In the architecture, each pixel is processed one by one on a simplified pipeline without multiplication. Thus, redundant modules, which are used for block-based or row-based parallel processing, can be reduced. Experimental results show that it can reduce resource usage 30% compared to previously proposed models. It can be used for mobile applications. It covers a wide range of parameters as well.

引用

页码：585 / +

页数：2

共 50 条

[1] A high-performance hardware implementation of the H.264 simplified 8x8 transformation and quantization
Amer, H
Badawy, W
Jullien, G
2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 1137 - 1140
[2] H.264 8x8 Inverse Transform Architecture Optimization
Pereira, Fabio
Borin, Andre
Susin, Altamiro
GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 83 - 84
[3] A COST EFFECTIVE IMPLEMENTATION OF 8X8 TRANSFORM OF HEVC FROM H.264/AVC
Martuza, Muhammad
Wahid, Khan
2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2012,
[4] New Integrated Architecture for H.264 Transform and Quantization Hardware Implementation
Husemann, Ronaldo
Majolo, Mariano
Susin, Altamiro
Roesler, Valter
de Lima, Jose Valdeni
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 379 - 382
[5] Fast Calculation of 8x8 Integer DCT in the Software Implementation of H.264/AVC
Zargari, Farzad
Ghorbani, Sedighe
2013 7TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2013, : 27 - 30
[6] A streaming implementation of transform and quantization in H.264
Li, Haiyan
Zhang, Chunyuan
Li, Li
Pang, Ming
HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2006, 4208 : 41 - 50
[7] FPGA Implementation of Pipelined 8x8 2-D DCT and IDCPla Structure for H.264 Protocol
Srivastava, Pankaj Kumar
Jakkani, Anil Kumar
2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
[8] An Efficient Hardware Architecture for H.264 Transform and Quantization Algorithms
Logashanmugam, E.
Ramachandran, R.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (06): : 167 - 173
[9] A pipelined 8x8 2-D forward DCT hardware architecture for H.264/AVC high profile encoder
da Silva, Thaisa Leal
Diniz, Claudio Machado
Vortmann, Joao Alberto
Agostini, Luciano Volcan
Susin, Altamiro Amadeu
Bampi, Sergio
ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2007, 4872 : 5 - +
[10] Optimized Hardware Implementation for Forward Quantization of H.264/AVC
Ruiz, G. A.
Michell, J. A.
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 72 (01): : 35 - 41

← 1 2 3 4 5 →