A New Hardware Implementation Of The H.264 8x8 Transform And Quantization

被引：7

作者：

Park, Jeoong Sung ^{[1
]}

Ogunfunmi, Tokunbo ^{[2
]}

机构：

[1] Santa Clara Univ, Dept Comp Engn, Santa Clara, CA 95053 USA

[2] Santa Clara Univ, Dept Elect Engn, Santa Clara, CA 95053 USA

来源：

2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS | 2009年

关键词：

H.264; integer transform; quantization;

D O I：

10.1109/ICASSP.2009.4959651

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

H.264/AVC is the most powerful technology in video compression/transmission area because of its high coding efficiency and robustness. In this paper, we propose a new hardware architecture of W integer transform and quantization for H.264 which promises very low resource utilization. In the architecture, each pixel is processed one by one on a simplified pipeline without multiplication. Thus, redundant modules, which are used for block-based or row-based parallel processing, can be reduced. Experimental results show that it can reduce resource usage 30% compared to previously proposed models. It can be used for mobile applications. It covers a wide range of parameters as well.

引用

页码：585 / +

页数：2

共 50 条

[21] Cost Effective Hardware Sharing Architecture for Fast 1-D 8x8 Forward and Inverse Integer Transforms of H.264/AVC High Profile
Su, Guo-An
Fan, Chih-Peng
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1332 - 1335
[22] A HIGH PERFORMANCE AND LOW POWER HARDWARE ARCHITECTURE FOR THE TRANSFORM & QUANTIZATION STAGES IN H.264
Owaida, Muhsen
Koziri, Maria
Katsavounidis, Ioannis
Stamoulis, George
ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1102 - 1105
[23] A new high throughput VLSI architecture for H.264 transform and quantization
Peng Chungan
Yu Dunshan
Cao Xixin
Sheng Shimin
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 950 - 953
[24] Low cost high throughput pipelined architecture of 2-D 8x8 integer transforms for H.264/AVC
Sharma, Meeturani
Tiwari, Honey Durga
Cho, Yong Beom
INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (08) : 1033 - 1045
[25] Data compression and the 8x8 integer transform
Zhu, Min
Jia, Wen
Liu, Leibo
Wei, Shaojun
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 902 - 905
[26] Configurable hardware implementation of H.264 decoder
Johl, J
APPLICATIONS OF DIGITAL IMAGE PROCESSING XXVI, 2003, 5203 : 470 - 477
[27] FAST CALCULATION OF 8 Χ 8 INTEGER DCT IN THE SOFTWARE IMPLEMENTATION OF H.264/AVC
Zargari, Farzad
Ghorbani, Sedighe
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
[28] An Efficient FPGA Based Implementation of Forward Integer Transform and Quantization Algorithm of H.264
Mukherjee, Rohan
Banerjee, Anupam
Chakrabarti, Indrajit
Dutta, Pranab Kumar
Ray, Ajoy Kumar
PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 283 - 288
[29] Hardware Implementation for a New Design of the VBSME Used in H.264/AVC
Yahi, Amira
Toumi, Salah
Messaoudi, Kamel
Bourennane, El Bey
2014 INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2014, : 658 - 662
[30] On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC
Roman Kordasiewicz
Shahram Shirani
The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 : 93 - 102

← 1 2 3 4 5 →