共 50 条
- [2] FPGA Implementation of Pipelined 8x8 2-D DCT and IDCPla Structure for H.264 Protocol [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
- [3] Cost Effective Hardware Sharing Architecture for Fast 1-D 8x8 Forward and Inverse Integer Transforms of H.264/AVC High Profile [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1332 - 1335
- [4] Fast Calculation of 8x8 Integer DCT in the Software Implementation of H.264/AVC [J]. 2013 7TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2013, : 27 - 30
- [5] Intra Prediction for the Hardware H.264/AVC High Profile Encoder [J]. Journal of Signal Processing Systems, 2014, 76 : 11 - 17
- [6] Intra Prediction for the Hardware H.264/AVC High Profile Encoder [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (01): : 11 - 17
- [7] H.264 8x8 Inverse Transform Architecture Optimization [J]. GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 83 - 84
- [8] A pipelined hardware architecture for motion estimation of H.264/AVC [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 79 - 89
- [9] A pipelined hardware architecture of deblocking filter in H.264/AVC [J]. 2008 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA, VOLS 1-3, 2008, : 774 - +
- [10] A New Hardware Implementation Of The H.264 8x8 Transform And Quantization [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, : 585 - +