A novel VLSI architecture for clustering analysis

被引：0
|
作者：
Lai, MF
Hsieh, CH
机构：
来源：
APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a novel VLSI architecture for the squared-error clustering algorithm The proposed architecture reduces the huge number of processing elements (PEs) required by the other previous architectures. The system uses only local communication between adjacent PES and if is modular, regular,and expandable. The VLSI implementation of high speed clustering analysis can be realized with significantly less circuit complexity based on the proposed architecture.
引用
收藏
页码：484 / 487
页数：4
相关论文
共 50 条
  • [31] Novel Binary divider architecture for high speed VLSI applications
    Senapati, Ratiranjan
    Bhoi, Bandan Kumar
    Pradhan, Manoranjan
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 675 - 679
  • [32] Novel VLSI Architecture of Arithmetic Encoder with Reduced Memory in SPIHT
    Liu, Kai
    Li, YunSong
    Belyaev, Eugeniy
    SATELLITE DATA COMPRESSION, COMMUNICATIONS, AND PROCESSING VI, 2010, 7810
  • [33] Novel VLSI Architecture for Real Time Medical Image Segmentation
    Nelakuditi, Usha Rani
    Bharadwaja, T. Sri Rama
    Bhagiradh, Narayana
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 1084 - 1088
  • [34] Novel algorithm of image vector quantization and VLSI implementation architecture
    Zhang Ruliang
    Yong, Gao
    Yu Ninmei
    Wang Dongfang
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL II, 2007, : 916 - 919
  • [35] A CELLULAR VLSI ARCHITECTURE
    GRINBERG, J
    NUDD, GR
    ETCHELLS, RD
    COMPUTER, 1984, 17 (01) : 69 - 81
  • [36] VLSI PROCESSOR ARCHITECTURE
    HENNESSY, JL
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (12) : 1221 - 1246
  • [37] A novel VLSI architecture for 2-d discrete wavelet transform
    Liu Hong-jin
    Shao Yang
    He Xing
    Zhang Tie-jun
    Wang Dong-hui
    Hou Chao-huan
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
  • [38] Novel VLSI architecture of motion estimation for H.264 standard
    Li, X
    Chopra, R
    Hsu, KW
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 117 - 118
  • [39] A Novel VLSI Architecture of Lum Interpolator of H.264 Decoder
    Zhang, Duo-Li
    Cheng, Xian-Wen
    Du, Gao-Ming
    Song, Yu-Kun
    Gao, Ming-Lun
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 175 - 178
  • [40] A Novel VLSI Architecture for Convolution and Deconvolution using Higher Radix Algorithm
    Lavanya, Karnati
    Rao, Vaddempudi Koteswara
    2015 IEEE POWER, COMMUNICATION AND INFORMATION TECHNOLOGY CONFERENCE (PCITC-2015), 2015, : 332 - 336
12345