A novel VLSI architecture for clustering analysis

被引：0
|
作者：
Lai, MF
Hsieh, CH
机构：
来源：
APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a novel VLSI architecture for the squared-error clustering algorithm The proposed architecture reduces the huge number of processing elements (PEs) required by the other previous architectures. The system uses only local communication between adjacent PES and if is modular, regular,and expandable. The VLSI implementation of high speed clustering analysis can be realized with significantly less circuit complexity based on the proposed architecture.
引用
收藏
页码：484 / 487
页数：4
相关论文
共 50 条
  • [21] A Novel architecture for nanometer scale low power VLSI design
    Barua, Parag
    2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 490 - 494
  • [22] A novel Systolic VLSI architecture for fast RSA modular multiplication
    Kang, MS
    Kurdahi, FJ
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 81 - 84
  • [23] A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture
    Chiper, Doru Florin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (05) : 282 - 286
  • [24] A novel VLSI iterative divider architecture for fast quotient generation
    Juang, Tso-Bing
    Chen, Sheng-Hung
    Li, Shin-Mao
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3358 - +
  • [25] A Novel VLSI Architecture of Fixed-complexity Sphere Decoder
    Wu, Bin
    Masera, Guido
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 737 - 744
  • [26] A novel VLSI architecture for ACS operation in adaptive Viterbi decoding
    Yao, G
    Arslan, T
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1434 - 1437
  • [27] VLSI Architecture for Novel Hopping Discrete Fourier Transform Computation
    Juang, Wen-Ho
    Lai, Shin-Chi
    Luo, Ching-Hsing
    Lee, Shuenn-Yuh
    IEEE ACCESS, 2018, 6 : 30491 - 30500
  • [28] Multi-clock driven system: A novel VLSI architecture
    Dong, PL
    Yu, RL
    Xu, HB
    Yu, CF
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 555 - 558
  • [29] Novel VLSI Architecture for Real Time Medical Image Segmentation
    Nelakuditi, Usha Rani
    Bharadwaja, T. Sri Rama
    Bhagiradh, Narayana
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 977 - 980
  • [30] A Novel Algorithm and Its VLSI Architecture for Connected Component Labeling
    Zhao, Hualong
    Sang, Hongshi
    Zhang, Tianxu
    MIPPR 2011: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING, 2011, 8005
12345