A novel VLSI architecture for clustering analysis

被引：0
|
作者：
Lai, MF
Hsieh, CH
机构：
来源：
APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a novel VLSI architecture for the squared-error clustering algorithm The proposed architecture reduces the huge number of processing elements (PEs) required by the other previous architectures. The system uses only local communication between adjacent PES and if is modular, regular,and expandable. The VLSI implementation of high speed clustering analysis can be realized with significantly less circuit complexity based on the proposed architecture.
引用
收藏
页码：484 / 487
页数：4
相关论文
共 50 条
  • [41] A novel architecture design for VLSI implementation of integer DCT in HEVC standard
    Hassen Loukil
    Nouri Masmoudi
    Multimedia Tools and Applications, 2020, 79 : 23977 - 23993
  • [42] A novel VLSI architecture to implement region merging algorithm for image segmentation
    Kumar, JDK
    Srinivasan, S
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 620 - 623
  • [43] A novel architecture design for VLSI implementation of integer DCT in HEVC standard
    Loukil, Hassen
    Masmoudi, Nouri
    MULTIMEDIA TOOLS AND APPLICATIONS, 2020, 79 (33-34) : 23977 - 23993
  • [44] A Novel Dynamic Reconfigurable VLSI Architecture for H.264 Transforms
    Cao Wei
    Hou Hui
    Lai Jinmei
    Tong Jiarong
    Min Hao
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1810 - 1813
  • [45] VLSI implementation of a novel sensor architecture for Industrial Wireless Sensor Networks
    Keshavamurthy, Bharath
    Narasimha, Abhay
    Ahmad, Asif A. S.
    Poornima, G.
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 253 - 258
  • [46] A VLSI architecture for novel decision feedback differential phase detection with an accumulator
    Kim, CK
    Chong, JW
    ETRI JOURNAL, 2002, 24 (02) : 161 - 171
  • [47] A novel VLSI architecture for Lempel-Ziv based data compression
    Lai, YK
    Chen, KC
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 617 - 620
  • [48] A NOVEL MODULAR ARCHITECTURE FOR VLSI DIGITAL SIGNAL-PROCESSING CHIP
    SHARRIF, ZAM
    OTHMAN, M
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 547 - 552
  • [49] A System for Unassisted ECG/fECG and Novel VLSI Architecture-and-Microcells for It
    Jain, V. K.
    SMART BIOMEDICAL AND PHYSIOLOGICAL SENSOR TECHNOLOGY XV, 2018, 10662
  • [50] A novel hardware architecture for low power and rapid testing of VLSI circuits
    Rau, Jiann-Chyi
    Wu, Po-Han
    Liu, Chia-Jung
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1883 - +
12345