The Effects of Dielectric Slots on Copper/Low-k Interconnects Reliability

被引:1
|
作者
Heryanto, A. [1 ]
Lim, Y. K. [2 ]
Pey, K. L. [1 ]
Liu, W. [2 ]
Tan, J. B. [2 ]
Sohn, D. K. [2 ]
Hsia, L. C. [2 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Nanyang Ave, Singapore 639798, Singapore
[2] Chartered Semicond Mfg Ltd, Singapore 738406, Singapore
关键词
D O I
10.1109/IITC.2009.5090349
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effects of dielectric slots on Cu/Low-k interconnects reliability were studied. Dielectric slots were proven to be effective in suppressing stress-induced void failure but their impact on EM reliability was found to be minimal. Physical failure analysis and finite element simulations were used to explain the possible mechanisms associated to the different effects of dielectric slots on Cu/low-k reliability.
引用
收藏
页码:92 / +
页数:2
相关论文
共 50 条
  • [21] Process Challenges for Integration of Copper Interconnects with Low-k Dielectrics
    Gambino, J. P.
    [J]. SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 687 - 699
  • [22] Plasma charging damage issues in copper single and dual damascene, oxide and low-k dielectric interconnects
    Van den Bosch, G
    De Jaeger, B
    Tökei, Z
    Groeseneken, G
    [J]. 2001 6TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2001, : 8 - 11
  • [23] Electrical reliability of Cu and low-K dielectric integration
    Wong, SS
    Loke, ALS
    Wetzel, JT
    Townsend, PH
    Vrtis, RN
    Zussman, MP
    [J]. LOW-DIELECTRIC CONSTANT MATERIALS IV, 1998, 511 : 317 - 327
  • [24] Reliability of Ultra-Porous Low-k Materials for advanced interconnects
    Plawsky, Joel L.
    Borja, Juan
    Lu, T-M.
    Bakhru, Hassaram
    Rosenberg, R.
    Gill, William N.
    Shaw, T. M.
    Laibowitz, R. B.
    Liniger, E. G.
    Cohen, S. A.
    Bonilla, G.
    [J]. 2014 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2014, : 217 - 217
  • [25] A study of cleaning techniques for low-k dielectric materials for advanced interconnects
    Louis, D
    Lajoinie, E
    Holmes, D
    Lee, S
    Peyne, C
    [J]. ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XV, PTS 1 AND 2, 1998, 3333 : 1420 - 1425
  • [26] Delamination-induced dielectric breakdown in Cu/low-k interconnects
    Tan, T. L.
    Gan, C. L.
    Du, A. Y.
    Tan, Y. C.
    Ng, C. M.
    [J]. JOURNAL OF MATERIALS RESEARCH, 2008, 23 (06) : 1802 - 1808
  • [27] Effect of Post-Annealing on Reliability of Cu/Low-k Interconnects
    Cheng, Yi-Lung
    Lee, Chih-Yen
    Chen, Giin-Shan
    Fang, Jau-Shiung
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (05)
  • [28] Delamination-induced dielectric breakdown in Cu/low-k interconnects
    T.L. Tan
    C.L. Gan
    A.Y. Du
    Y.C. Tan
    C.M. Ng
    [J]. Journal of Materials Research, 2008, 23 : 1802 - 1808
  • [29] Ultra low-k dielectric materials for high performance interconnects.
    Hedrick, JC
    Tyberg, CS
    Huang, E
    Sankarapandian, M
    Ryan, JG
    [J]. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2002, 223 : D43 - D43
  • [30] ALD Barrier Deposition on Porous Low-k Dielectric Materials for Interconnects
    Van Elshocht, Sven
    Delabie, Annelies
    Dewilde, Sven
    Meersschaut, Johan
    Swerts, Johan
    Tielens, Hilde
    Verdonck, Patrick
    Witters, Thomas
    Vancoille, Eric
    [J]. ATOMIC LAYER DEPOSITION APPLICATIONS 7, 2011, 41 (02): : 25 - 32