Realization of multi-level partial response modem in reconfigurable logic

被引：0

作者：

Pienaar, JF ^{[1
]}

Linde, LP ^{[1
]}

Marx, FE ^{[1
]}

机构：

[1] Univ Pretoria, Dept Elect Elect & Comp Engn, Pretoria, South Africa

来源：

2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA | 2002年

关键词：

D O I：

10.1109/AFRCON.2002.1146827

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Hardware realization is an important issue in communications system design. The use of high density reconfigurable logic instead of traditional DSP based solutions is investigated. The case of a multi-level partial response modem is discussed in this paper. The practical logic structures of the internal modem components including equalizer, Viterbi decoder and FIR filters are presented. Results of the hardware implementation are also presented.

引用

页码：167 / 172

页数：6

共 50 条

[21] CONSISTENCY AND OBSERVABILITY INVARIANCE IN MULTI-LEVEL LOGIC SYNTHESIS
MCGEER, P
BRAYTON, RK
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 426 - 429
[22] On the existence of hazard-free multi-level logic
Nowick, SM
O'Donnell, CW
NINTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2003, : 109 - 120
[23] Processing Sorted Subsets in a Multi-level Reconfigurable Computing System
Rjabov, Artjom
Sklyarov, Valery
Skliarova, Iouliia
Sudnitson, Alexander
ELEKTRONIKA IR ELEKTROTECHNIKA, 2015, 21 (02) : 30 - 33
[24] Feasibility study of variable multi-level QAM modem for wireless ATM networks
NTT Wireless Systems Lab, Yokosuka-shi, Japan
IEICE Trans Commun, 3 (316-327):
[25] Feasibility study of variable multi-level QAM modem for wireless ATM networks
Okada, T
Takao, T
Shirato, T
IEICE TRANSACTIONS ON COMMUNICATIONS, 1996, E79B (03) : 316 - 327
[26] Multi-level logic optimization for low power using local logic transformations
Wang, Q
Vrudhula, SBK
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 270 - 277
[27] Multi-level Accelerated Lambda Iteration with partial redistribution
Uitenbroek, H
STELLAR ATMOSPHERE MODELING, 2003, 288 : 597 - 610
[28] MULTI-LEVEL LOGIC OPTIMIZATION USING BINARY DECISION DIAGRAMS
MATSUNAGA, Y
FUJITA, M
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 556 - 559
[29] Dual-rail asynchronous logic multi-level implementation
Lemberski, Igor
Fiser, Petr
INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 148 - 159
[30] Comparison of Binary and Multi-level Logic Electronics for Embedded Systems
Damti, Shiny M.
Watkins, Steve E.
Stanley, R. Joe
INDUSTRIAL AND COMMERCIAL APPLICATIONS OF SMART STRUCTURES TECHNOLOGIES 2016, 2016, 9801

← 1 2 3 4 5 →