Realization of multi-level partial response modem in reconfigurable logic

被引：0
|
作者：
Pienaar, JF [1 ]
Linde, LP [1 ]
Marx, FE [1 ]
机构：
[1] Univ Pretoria, Dept Elect Elect & Comp Engn, Pretoria, South Africa
来源：
2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA | 2002年
关键词：
D O I：
10.1109/AFRCON.2002.1146827
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Hardware realization is an important issue in communications system design. The use of high density reconfigurable logic instead of traditional DSP based solutions is investigated. The case of a multi-level partial response modem is discussed in this paper. The practical logic structures of the internal modem components including equalizer, Viterbi decoder and FIR filters are presented. Results of the hardware implementation are also presented.
引用
收藏
页码：167 / 172
页数：6
相关论文
共 50 条
  • [31] Comparison of Binary and Multi-level Logic Processing for an Optical Encoder
    Renne, Caitlyn M.
    Watkins, Steve E.
    Ciezki, John G.
    SENSORS AND SMART STRUCTURES TECHNOLOGIES FOR CIVIL, MECHANICAL, AND AEROSPACE SYSTEMS 2018, 2018, 10598
  • [32] Multi-level approach to virtual commissioning: a reconfigurable assembly system case
    Schamp, Matthias
    Demasure, Thibaut
    Huysentruyt, Stijn
    Lamote, Jan
    Aghezzaf, El-Houssaine
    Cottyn, Johannes
    IFAC PAPERSONLINE, 2022, 55 (10): : 3208 - 3213
  • [33] FDRA: A Framework for a Dynamically Reconfigurable Accelerator Supporting Multi-Level Parallelism
    Qiu, Yunhui
    Mao, Yiqing
    Gao, Xuchen
    Chen, Sichao
    Li, Jiangnan
    Yin, Wenbo
    Wang, Lingli
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (01)
  • [34] Optical Network-on-Chip Reconfigurable Model for Multi-Level Analysis
    Allam, Atef
    O'Connor, Ian
    Scandurra, Alberto
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3609 - 3612
  • [35] Multi-level damage identification with response reconstruction
    Zhang, Chao-Dong
    Xu, You-Lin
    MECHANICAL SYSTEMS AND SIGNAL PROCESSING, 2017, 95 : 42 - 57
  • [36] Multi-level response of the yeast genome to glucose
    Ruud Geladé
    Sam Van de Velde
    Patrick Van Dijck
    Johan M Thevelein
    Genome Biology, 4
  • [37] Novel Library of Logic Gates with Ambipolar CNTFETs: Opportunities for Multi-Level Logic Synthesis
    Ben Jamaa, M. Haykel
    Mohanram, Kartik
    De Micheli, Giovanni
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 622 - +
  • [38] Multi-level nature of and multi-level approaches to leadership
    Yammarino, Francis J.
    Dansereau, Fred
    LEADERSHIP QUARTERLY, 2008, 19 (02): : 135 - 141
  • [39] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches
    Madhav, Leela K.
    Babu, Challa
    Ponnambalam, P.
    Mahapatra, Ashutos
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [40] Using ordered binary decision diagrams to factorize multi-level logic
    Hsiao, PY
    Liaw, RT
    Su, JY
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1996, 15 (03) : 361 - 376
12345