InP DHBT-based 1:2 DEMUX IC operating at up to 120 Gbit/s

被引：4
|
作者：
Makon, R. E. [1 ]
Driad, R. [1 ]
Loesch, R. [1 ]
Rosenzweig, J. [1 ]
Schlechtweg, M. [1 ]
Ambacher, O. [1 ]
机构：
[1] Fraunhofer Inst Appl Solid State Phys, Tullastr 72, D-79108 Freiburg, Germany
来源：
ELECTRONICS LETTERS | 2009年 / 45卷 / 25期
关键词：
D O I：
10.1049/el.2009.2459
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 1:2 demultiplexer (DEMUX) circuit has been successfully designed and manufactured using high-speed InP/InGaAs DHBT technology. The 1: 2 DEMUX features proper operation at data rates up to 120 Gbit/s. At this data rate, a minimum eye opening of 150 mV(pp) is required at the data input of the IC for generating 60 Gbit/s output data with impeccable eye opening and a voltage swing of 530 mV(pp).
引用
收藏
页码：1340 / 1341
页数：2
相关论文
共 50 条
  • [21] A 50-Gbit/s 1:4 demultiplexer IC in InP-based HEMT technology
    Kano, H
    Suzuki, T
    Yamaura, S
    Nakasha, Y
    Sawada, K
    Takahashi, T
    Makiyama, K
    Hirose, T
    Watanabe, Y
    [J]. 2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 75 - 78
  • [22] Fundamental low phase noise InP-based DHBT VCO operating up to 89 GHz
    Makon, RE
    Driad, R
    Schneider, K
    Massler, H
    Aidam, R
    Quay, R
    Schlechtweg, M
    Weimann, G
    [J]. ELECTRONICS LETTERS, 2005, 41 (17) : 961 - 963
  • [23] 40 Gbit/s/ch 2 x 2 switch IC using InP HEMTs
    Kamitsuna, H
    Yamane, Y
    Tokumitsu, M
    Sugahara, H
    Muraguchi, A
    [J]. ELECTRONICS LETTERS, 2005, 41 (09) : 532 - 534
  • [24] InP DHBT selector-driver with 2 x 2.7 V swing for 100 Gbit/s operation
    Konczykowska, A.
    Dupuy, J. -Y.
    Jorge, F.
    Riet, M.
    Moulu, J.
    Godin, J.
    [J]. ELECTRONICS LETTERS, 2009, 45 (24) : 1235 - U63
  • [25] InP-based optical system ICs operating at 40 Gbit/s and beyond
    Sano, K
    Murata, K
    Fukuyama, H
    Tsunashima, S
    Ishii, K
    Kurishima, K
    Matsuzaki, H
    Enoki, T
    Tokumitsu, M
    Sugahara, H
    Muraguchi, M
    [J]. 2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 313 - 316
  • [26] 44Gbit/s PSBT/DPSK precoder based on very wideband static divider in InP DHBT technology
    Konczykowska, A
    Puyal, V
    Jorge, F
    Godin, J
    [J]. ELECTRONICS LETTERS, 2004, 40 (18) : 1146 - 1147
  • [27] 40Gbit/s 1:4 demultiplexer IC using InP-based heterojunction bipolar transistors
    Sano, E
    Nakajima, H
    Watanabe, N
    Yamahata, S
    Ishii, Y
    [J]. ELECTRONICS LETTERS, 1999, 35 (24) : 2116 - 2117
  • [28] A 120-Gbit/s 1.27-W 520-mVpp 2:1 Multiplexer IC Using Self-Aligned InP/InGaAs/InP DHBTs with Emitter Mesa Passivation
    Arayashiki, Yutaka
    Ohkubo, Yukio
    Matsumoto, Taisuke
    Amano, Yoshiaki
    Takagi, Akio
    Matsuoka, Yutaka
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (08): : 1273 - 1278
  • [29] Differential distributed amplifier with 2: 1 selector in InP DHBT for 100-Gbit/s operation (vol 46, pg 55, 2010)
    Dupuy, J. -Y.
    Konczykowska, A.
    Jorge, F.
    Riet, M.
    Berdaguer, P.
    Moulu, J.
    Godin, J.
    [J]. ELECTRONICS LETTERS, 2010, 46 (06)
  • [30] Over 40 Gbit/s 16:1 multiplexer IC using InP/InGaAs HBT technology
    Ishii, K
    Nakajima, H
    Nosaka, H
    Ida, M
    Kurishima, K
    Yamahata, S
    Enoki, T
    Shibata, T
    [J]. ELECTRONICS LETTERS, 2003, 39 (12) : 911 - 913
12345