A 50-Gbit/s 1:4 demultiplexer IC in InP-based HEMT technology

被引：14
|
作者：
Kano, H [1 ]
Suzuki, T [1 ]
Yamaura, S [1 ]
Nakasha, Y [1 ]
Sawada, K [1 ]
Takahashi, T [1 ]
Makiyama, K [1 ]
Hirose, T [1 ]
Watanabe, Y [1 ]
机构：
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
来源：
2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3 | 2002年
关键词：
D O I：
10.1109/MWSYM.2002.1011562
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have developed a 50-Gb/s 1:4 demultiplexer (DEMUX) integrated circuit with a wide phase margin of 108 degrees in 0.13-mum InP-based HEMT technology. To increase the phase margin, we designed the data and clock distribution with the aim of achieving high symmetry and eliminating multiple reflections. The measured performance of the fabricated 1:4 DEMUX was suitable for practical use in 50-Gbit/s-class applications.
引用
收藏
页码：75 / 78
页数：4
相关论文
共 50 条
  • [1] 50-Gbit/s demultiplexer IC module using InAlAs/InGaAs/InP HEMTs
    Sano, K
    Murata, K
    Yamane, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11) : 1786 - 1788
  • [2] 40Gbit/s 1:4 demultiplexer IC using InP-based heterojunction bipolar transistors
    Sano, E
    Nakajima, H
    Watanabe, N
    Yamahata, S
    Ishii, Y
    [J]. ELECTRONICS LETTERS, 1999, 35 (24) : 2116 - 2117
  • [3] 1.4-w 50-Gbit/s InPHEMT 1:4 demultiplexer IC with a multi-phase clock architecture
    Sano, K
    Murata, K
    Kitabayashi, H
    Sugitani, S
    Sugahara, H
    Enoki, T
    [J]. 2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1181 - 1184
  • [4] 50-Gbit/s InPHEMT 4 : 1 multiplexer/1 : 4 demultiplexer chip set with a multiphase clock architecture
    Sano, K
    Murata, K
    Kitabayashi, H
    Sugitani, S
    Sugahara, H
    Enoki, T
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (12) : 2548 - 2554
  • [5] 50-Gbit/s AGC and modulator driver amplifier ICs based on InP/InGaAs HBT technology
    Watanabe, K
    Hashimoto, M
    Kudo, H
    Uchiyama, H
    Ohta, H
    Ouchi, K
    Takeyari, R
    [J]. 2003 INTERNATIONAL CONFERENCE INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2003, : 370 - 373
  • [6] 70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs
    Murata, K
    Otsuji, T
    Sano, E
    Kimura, S
    Yamane, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (07) : 1166 - 1169
  • [7] 70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs
    Murata, Koichi
    Otsuji, Taiichi
    Sano, Eiichi
    Kimura, Shunji
    Yamane, Yasuro
    [J]. 2000, IEICE of Japan, Tokyo, Japan (E83-C)
  • [8] InP-based IC technologies for 100-Gbit/s and beyond
    Murata, K
    Sano, K
    Enoki, T
    Sugahara, H
    Tokumitsu, M
    [J]. 2004 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2004, : 10 - 15
  • [9] The InP-HEMT IC Technology for 40-Gbit/s Optical Communications
    Yamane, Yasuro
    Murata, Koichi
    [J]. International Journal of High Speed Electronics and Systems, 2003, 13 (01) : 141 - 173
  • [10] An 80-Gbit/s 1:2 demultiplexer in 10-based HEMT technology
    Nakasha, Y
    Suzuki, T
    Kano, H
    Kawano, Y
    Takahashi, T
    Makiyama, K
    Hirose, T
    Takikawa, M
    [J]. 2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 321 - 324
12345