A 50-Gbit/s 1:4 demultiplexer IC in InP-based HEMT technology

被引:14
|
作者
Kano, H [1 ]
Suzuki, T [1 ]
Yamaura, S [1 ]
Nakasha, Y [1 ]
Sawada, K [1 ]
Takahashi, T [1 ]
Makiyama, K [1 ]
Hirose, T [1 ]
Watanabe, Y [1 ]
机构
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
关键词
D O I
10.1109/MWSYM.2002.1011562
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a 50-Gb/s 1:4 demultiplexer (DEMUX) integrated circuit with a wide phase margin of 108 degrees in 0.13-mum InP-based HEMT technology. To increase the phase margin, we designed the data and clock distribution with the aim of achieving high symmetry and eliminating multiple reflections. The measured performance of the fabricated 1:4 DEMUX was suitable for practical use in 50-Gbit/s-class applications.
引用
收藏
页码:75 / 78
页数:4
相关论文
共 50 条
  • [21] InP DHBT based IC technology for over 80 Gbit/s data - Communications
    Driad, Rachid
    Makon, Robert E.
    Schneider, Karl
    Nowotny, Ulrich
    Aidam, Rolf
    Quay, Ruediger
    Schlechtweg, Michael
    Mikullat, Michael
    Weimann, Guenter
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (07): : 931 - 936
  • [22] Noise parameter modeling for InP-based pseudomorphic HEMT's
    Ando, Y
    Cappy, A
    Maruhashi, K
    Onda, K
    Miyamoto, H
    Kuzuhara, M
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (09) : 1367 - 1374
  • [23] Delay time analysis of submicron InP-based HEMT's
    Kwon, Y
    Pavlidis, D
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (02) : 228 - 237
  • [24] 30Gbit/s 1:4 demultiplexer IC using AlGaAs/GaAs HBTs
    Runge, K
    Pierson, RL
    Zampardi, PJ
    Thomas, PB
    Yu, J
    Wang, KC
    [J]. ELECTRONICS LETTERS, 1997, 33 (09) : 765 - 766
  • [25] 44Gbit/s 4:1 multiplexer and 50Gbit/s 2:1 multiplexer in pseudomorphic AlGaAs/GaAs-HEMT technology
    Nowotny, U
    Lao, Z
    Thiede, A
    Lienhart, H
    Hornung, J
    Kaufel, G
    Kohler, K
    Glorer, K
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A201 - A203
  • [26] 46Gbit/s multiplexer and 40Gbit/s demultiplexer IC modules using InAlAs/InGaAs/InP HEMTs
    Otsuji, T
    Yoneyama, M
    Imai, Y
    Yamaguchi, S
    Enoki, T
    Umeda, Y
    Sano, E
    [J]. ELECTRONICS LETTERS, 1996, 32 (07) : 685 - 686
  • [27] Characterization of an InP-based Electrical 1:2 Demultiplexer in a 107 Gb/s OOK System
    Schubert, C.
    Makon, R. E.
    Steffan, A. G.
    Driad, R.
    Ludwig, R.
    Schmid-Langhorst, C.
    [J]. OFC: 2009 CONFERENCE ON OPTICAL FIBER COMMUNICATION, VOLS 1-5, 2009, : 1412 - +
  • [28] A 100-Gb/s 1:4 demultiplexer in InP DHBT technology
    Hallin, Joakim
    Kjellberg, Torgil
    Swahn, Thomas
    [J]. IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2006 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2006, 2006, : 227 - 230
  • [29] InP-based lightwave communication ICs for 40 Gbit/s and beyond
    Sano, Eiichi
    Yamane, Yasuro
    [J]. IEICE Transactions on Electronics, 2000, E83-C (11) : 1879 - 1885
  • [30] InP-based lightwave communication ICs for 40 Gbit/s and beyond
    Sano, E
    Yamane, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (11) : 1879 - 1885