A 50-Gbit/s 1:4 demultiplexer IC in InP-based HEMT technology

被引：14
|
作者：
Kano, H [1 ]
Suzuki, T [1 ]
Yamaura, S [1 ]
Nakasha, Y [1 ]
Sawada, K [1 ]
Takahashi, T [1 ]
Makiyama, K [1 ]
Hirose, T [1 ]
Watanabe, Y [1 ]
机构：
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
来源：
2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3 | 2002年
关键词：
D O I：
10.1109/MWSYM.2002.1011562
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have developed a 50-Gb/s 1:4 demultiplexer (DEMUX) integrated circuit with a wide phase margin of 108 degrees in 0.13-mum InP-based HEMT technology. To increase the phase margin, we designed the data and clock distribution with the aim of achieving high symmetry and eliminating multiple reflections. The measured performance of the fabricated 1:4 DEMUX was suitable for practical use in 50-Gbit/s-class applications.
引用
收藏
页码：75 / 78
页数：4
相关论文
共 50 条
  • [41] 10-Gbit/s InP-based high-performance monolithic photoreceivers consisting of p-i-n photodiodes and HEMT's
    Takahata, K
    Muramoto, Y
    Kato, K
    Akatsu, Y
    Kozen, A
    Akahori, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (06): : 950 - 958
  • [42] Over-60-GHz design technology for an SCFL dynamic frequency divider using InP-Based HEMT's
    Umeda, Y
    Osafune, K
    Enoki, T
    Yokoyama, H
    Ishii, Y
    Imamura, Y
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1998, 46 (09) : 1209 - 1214
  • [43] A 50-Gbit/s 450-mW full-rate 4:1 multiplexer with multiphase clock architecture in 0.13-μm InPHEMT technology
    Suzuki, Toshihide
    Kawano, Yoichi
    Nakasha, Yasuhiro
    Yamaura, Shinji
    Takahashi, Tsuyoshi
    Makiyama, Kozo
    Hirose, Tatsuya
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) : 637 - 646
  • [44] 100 Gbit/s compact digital coherent receiver using InP-based mixer
    Tateiwa, Yoshihiro
    Takechi, Masaru
    Yagi, Hideki
    Yoneda, Yoshihiro
    Yamaji, Kazuhiro
    Fujimura, Yasushi
    [J]. SEI Technical Review, 2013, (77): : 59 - 63
  • [45] 1-4 DEMULTIPLEXER ARCHITECTURE FOR GBIT/S LIGHTWAVE SYSTEMS
    RUNGE, K
    [J]. ELECTRONICS LETTERS, 1991, 27 (09) : 753 - 755
  • [46] 27 GBIT/S ALGAAS GAAS HBT 1-2 REGENERATING DEMULTIPLEXER IC
    RUNGE, K
    GIMLETT, JL
    NUBLING, RB
    WANG, KC
    CHANG, MF
    PIERSON, RL
    ASBECK, PM
    [J]. ELECTRONICS LETTERS, 1991, 27 (25) : 2389 - 2391
  • [47] Elimination of kink effects in InAlAs/InGaAs InP-based HEMT's by means of InP etch stop layer
    Meneghesso, G
    Perin, E
    Canali, C
    Zanoni, E
    [J]. COMPOUND SEMICONDUCTORS 1998, 1999, (162): : 219 - 224
  • [48] InP DHBT-based 1:2 DEMUX IC operating at up to 120 Gbit/s
    Makon, R. E.
    Driad, R.
    Loesch, R.
    Rosenzweig, J.
    Schlechtweg, M.
    Ambacher, O.
    [J]. ELECTRONICS LETTERS, 2009, 45 (25) : 1340 - 1341
  • [49] Effect of Schottky barrier alteration on the low-frequency noise of InP-based HEMT's
    van Meer, H
    Valenza, M
    van der Zanden, K
    De Raedt, W
    Simoen, E
    Schreurs, D
    Kaufmann, L
    [J]. IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) : 370 - 372
  • [50] 107-112 Gbit/s Fully Integrated CDR/1:2 DEMUX Using InP-Based DHBTs
    Makon, R. E.
    Driad, R.
    Schubert, C.
    Fischer, J.
    Loesch, R.
    Walcher, H.
    Rosenzweig, J.
    Schlechtweg, M.
    Ambacher, O.
    [J]. 2010 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2010, : 206 - 209
12345