44Gbit/s 4:1 multiplexer and 50Gbit/s 2:1 multiplexer in pseudomorphic AlGaAs/GaAs-HEMT technology

被引：0

作者：

Nowotny, U ^{[1
]}

Lao, Z ^{[1
]}

Thiede, A ^{[1
]}

Lienhart, H ^{[1
]}

Hornung, J ^{[1
]}

Kaufel, G ^{[1
]}

Kohler, K ^{[1
]}

Glorer, K ^{[1
]}

机构：

[1] Fraunhofer Inst Angew Festkorperphys, D-79108 Freiburg, Germany

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Using our 0.2 mu m AlGaAs/GaAs quantum well high electron mobility transistor (HEMT) technology, we have developed time division multiplexer chips. A 2:1 Multiplexer for data rates up to 50 Gbit/s and a 4:1 Multiplexer designed for easy implementation into existing fiber-optical digital transmission systems to speed up their data rates to 40 Gbit/s. Both circuits can be operated on a single power supply in the range of -3 V to -5.5 V. The power dissipation is 2.8 W and 1.7 W respectively at 4.0 V supply voltage.

引用

页码：A201 / A203

页数：3

共 50 条

[1] 45Gbit/s AlGaAs/GaAs HEMT multiplexer IC
Lao, Z
Nowotny, U
Thiede, A
Hurm, V
Kaufel, G
RiegerMotzer, M
Bronner, W
Seibel, J
Hulsmann, A
[J]. ELECTRONICS LETTERS, 1997, 33 (07) : 589 - 590
[2] 40 GBIT/S ALGAAS/GAAS HBT 4/1 MULTIPLEXER IC
RUNGE, K
PIERSON, RL
ZAMPARDI, PJ
THOMAS, PB
YU, J
WANG, KC
[J]. ELECTRONICS LETTERS, 1995, 31 (11) : 876 - 877
[3] 50 Gbit/s 2:1 multiplexer in 0.13 μm CMOS technology
Kehrer, D
Wohlmuth, HD
Wurzer, M
Knapp, H
[J]. ELECTRONICS LETTERS, 2004, 40 (02) : 100 - 101
[4] 50GBIT/S TIME-DIVISION MULTIPLEXER IN SI-BIPOLAR TECHNOLOGY
MOLLER, M
REIN, HM
FELDER, A
POPP, J
BOCK, J
[J]. ELECTRONICS LETTERS, 1995, 31 (17) : 1431 - 1433
[5] A 100-Gbit/s 2:1 multiplexer in InPHEMT technology
Suzuki, T
Nakasha, Y
Sakoda, T
Sawada, K
Takahashi, T
Makiyama, K
Hirose, T
Takigawa, M
[J]. 2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1173 - 1176
[6] 16:1 retiming multiplexer for 10 Gbit/s in Si production technology
Znidarsic, F
Mullner, E
Strunz, R
[J]. ELECTRONICS LETTERS, 1996, 32 (03) : 207 - 209
[7] NOVEL-4-1 MULTIPLEXER CIRCUIT FOR GBIT/S DATA RATES
DANIEL, D
[J]. ELECTRONICS LETTERS, 1990, 26 (14) : 1092 - 1093
[8] A 3.2 Gbit/s CML transmitter with 20:1 multiplexer in 0.18 CMOS technology
Hsiao, C. H.
Kao, M. S.
Jen, C. H.
Hsu, Y. H.
Yang, P. L.
Chiu, C. T.
Wu, J. M.
Hsu, S. H'.
Hsu, Y. S.
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 179 - +
[9] 50-Gbit/s InPHEMT 4 : 1 multiplexer/1 : 4 demultiplexer chip set with a multiphase clock architecture
Sano, K
Murata, K
Kitabayashi, H
Sugitani, S
Sugahara, H
Enoki, T
[J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (12) : 2548 - 2554
[10] 20Gbit/s fully integrated MSM-photodiode AlGaAs/GaAs-HEMT optoelectronic receiver
Hurm, V
Benz, W
Berroth, M
Bronner, W
Kaufel, G
Kohler, K
Ludwig, M
Olander, E
Raynor, B
Rosenzweig, J
[J]. ELECTRONICS LETTERS, 1996, 32 (07) : 683 - 685

← 1 2 3 4 5 →