40nm Embedded Self-Aligned Split-Gate Flash Technology for High-Density Automotive Microcontrollers

被引：0

作者：

Luo, L. Q. ^{[1
]}

Kong, Y. J. ^{[1
]}

Deng, F. X. ^{[1
]}

Qu, X. ^{[1
]}

Teo, Z. Q. ^{[1
]}

Liu, J. Q. ^{[1
]}

Zhang, F. ^{[1
]}

Cai, X. S. ^{[1
]}

Tan, K. M. ^{[1
]}

Lim, K. Y. ^{[1
]}

Khoo, P. ^{[1
]}

Yeo, P. Y. ^{[1
]}

Nguyen, B. Y. ^{[1
]}

Jung, S. M. ^{[1
]}

Siah, S. Y. ^{[1
]}

Shum, D., Sr. ^{[1
]}

Pey, K. L. ^{[2
]}

Shubhakar, K. ^{[2
]}

Wang, C. M. ^{[3
]}

Xing, J. C. ^{[3
]}

Liu, G. Y. ^{[3
]}

Diao, Y. ^{[3
]}

Lin, G. M. ^{[3
]}

Luo, F. ^{[3
]}

Tee, L. ^{[3
]}

Markov, V. ^{[3
]}

Lemke, S. M. ^{[3
]}

Ghazavi, P. ^{[3
]}

Do, N. ^{[3
]}

Tiwari, V. ^{[3
]}

Liu, X., Sr. ^{[3
]}

机构：

[1] GLOBALFOUNDRIES Singapore Pte Ltd, Singapore 738406, Singapore

[2] Singapore Univ Technol & Design, 8 Somapah Rd, Singapore 487372, Singapore

[3] Silicon Storage Technol Inc, San Jose, CA 95134 USA

来源：

2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW) | 2017年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper successfully demonstrates a logic-compatible, high performance and high reliability, automotivegrade 2.5V embedded NVM process extending over several generations. A high-density flash macro is used to debug process complexities which arise from the add-on modules. The modular approach is adopted for integrating self-aligned, floating-gate-based split-gate SuperFlash r ESF3 cell into 40nm CMOS logic process. Key features of the product-like Macro are dual power supply with input voltage fluctuations, wide operating temperature range from -40 degrees C to 150 degrees C, fast byte/ word program under 10 mu s and sector/chip erase under 10ms. The macro random read access time is only 8ns under worst case conditions. Key process monitors are characterization and yield of the Macro. Endurance was extended to 200k cycles and satisfy automotive grade requirement with wide read margin. Post-cycling data retention performs very well up to 150 degrees C. Wafer sort yield is in high double digits, with consistent wafer-to-wafer and within-wafer uniformity, showing good process control. The technology is suitable for high-speed automotive MCU, as well as IoT, smart card, and industrial MCU applications.

引用

页码：123 / 126

页数：4

共 50 条

[41] First Demonstration of FinFET Split-Gate MONOS for High-Speed and Highly-Reliable Embedded Flash in 16/14nm-node and beyond
Tsuda, S.
Kawashima, Y.
Sonoda, K.
Yoshitomi, A.
Mihara, T.
Narumi, S.
Inoue, M.
Muranaka, S.
Maruyama, T.
Yamashita, T.
Yamaguchi, Y.
Hisamoto, D.
2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
[42] Growth of High-Density Self-Aligned Carbon Nanotubes and Nanofibers Using Palladium Catalyst
S. Vollebregt
J. Derakhshandeh
R. Ishihara
M. Y. Wu
C. I. M. Beenakker
Journal of Electronic Materials, 2010, 39 : 371 - 375
[43] Design Strategies of 40 nm Split-Gate NOR Flash Memory Device for Low-Power Compute-in-Memory Applications
Yook, Chan-Gi
Kim, Jung Nam
Kim, Yoon
Shim, Wonbo
MICROMACHINES, 2023, 14 (09)
[44] A simple and efficient self-limiting erase scheme for high performance split-gate flash memory cells
Ahn, BJ
Sone, JH
Kim, JW
Choi, IH
Kim, DM
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (11) : 438 - 440
[45] Growth of High-Density Self-Aligned Carbon Nanotubes and Nanofibers Using Palladium Catalyst
Vollebregt, S.
Derakhshandeh, J.
Ishihara, R.
Wu, M. Y.
Beenakker, C. I. M.
JOURNAL OF ELECTRONIC MATERIALS, 2010, 39 (04) : 371 - 375
[46] Scalability of strained silicon CMOSFET and high drive current enhancement in the 40nm gate length technology
Sanuki, T
Oishi, A
Morimasa, Y
Aota, S
Kinoshita, T
Hasumi, R
Takegawa, Y
Isobe, K
Yoshimura, H
Iwai, M
Sunouchi, K
Noguchi, T
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 65 - 68
[47] A novel fully self-aligned process for high cell density trench gate power MOSFETs
Tsui, BY
Gan, TC
Wu, MD
Chou, HH
Wu, ZL
Sune, CT
ISPSD '04: PROCEEDINGS OF THE 16TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2004, : 205 - 208
[48] A 3.75Mb Embedded RRAM IP on 40nm High-Voltage CMOS Technology
He, Yuan
Ma, Chengxiang
Ma, Xiangchao
Huang, Yilong
Zheng, Qianze
Xi, Yue
Wei, Qiumeng
Li, Jianing
He, Xiaodong
Wu, Yongqin
Bu, Weihai
Zheng, Kai
Kang, Jin
Tang, Jianshi
Gao, Bin
Wu, Dong
Qian, He
Wu, Huaqiang
2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,
[49] Novel Intrinsic and Extrinsic Engineering for High-Performance High-Density Self-Aligned InGaAs MOSFETs: Precise Channel Thickness Control and Sub-40-nm Metal Contacts
Lin, Jianqiang
Antoniadis, Dimitri A.
del Alamo, Jesus A.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[50] Highly manufacturable advanced gate-stack technology for sub-45-nm self-aligned gate-first CMOSFETs
Song, SC
Zhang, ZB
Huffman, C
Sim, JH
Bae, SH
Kirsch, PD
Majhi, P
Choi, R
Moumen, N
Lee, YH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 979 - 989

← 1 2 3 4 5 →