A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background. calibration

被引：4
|
作者：
Lee, Zwei-Mei [1 ]
Wang, Cheng-Yeh [1 ]
Wu, Jieh-Tsorng [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年
关键词：
D O I：
10.1109/CICC.2006.320912
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 15-bit 125-MS/s two-channel time-interleaved pipelined ADC is fabricated in a 0.18 mu m CMOS technology, and achieves 91.9 dB SFDR, 69.9 dB SNDR for a 9.99 MHz input. The ADC uses a single sample-and-hold amplifier which employs a precharging circuit technique to mitigate the performance requirements for its opamp. Digital background calibration is applied to maintain the conversion linearity of each AID channel and also correct both gain and offset mismatches between the two channels. Excluding I/O buffers, the chip occupies an area of 4.3 x 4.3 mm(2) and dissipates 909 mW from a 1.8 V supply.
引用
收藏
页码：209 / 212
页数：4
相关论文
共 50 条
  • [41] LMS-FIR Based Digital Background Calibration for the Four-channel Time-Interleaved ADC
    Wang, Yongsheng
    Li, Shanshan
    Wang, Ruoyang
    Liu, Xiaowei
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 391 - 394
  • [42] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
    Asgar Abbaszadeh
    Esmaeil N. Aghdam
    Alfredo Rosado-Muñoz
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 299 - 310
  • [43] All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal
    Matsuno, Junya
    Yamaji, Takafumi
    Furuta, Masanori
    Itakura, Tetsuro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) : 1113 - 1121
  • [44] Background Time Skew Calibration for Time-Interleaved ADC Using Phase Detection Method
    Khalil, Raouf
    Louerat, Marie-Minerve
    Petigny, Roger
    Gicquel, Hugo
    2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 257 - 260
  • [45] A Time-Interleaved SAR ADC With Signal-Independent Background Timing Calibration
    Su, Christopher K.
    Hurst, Paul J.
    Lewis, Stephen H.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) : 620 - 633
  • [46] A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in 28 nm CMOS
    Buballa, Frowin
    Linnhoff, Sebastian
    Reinhold, Michael
    Gerfers, Friedel
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [47] A 0.23 pJ 11.05-bit ENOB 125-MS/s pipelined ADC in a 0.18 μm CMOS process
    王勇
    张剑云
    尹睿
    赵宇航
    张卫
    Journal of Semiconductors, 2015, 36 (05) : 174 - 178
  • [48] A 0.23 pJ 11.05-bit ENOB 125-MS/s pipelined ADC in a 0.18 μm CMOS process
    王勇
    张剑云
    尹睿
    赵宇航
    张卫
    Journal of Semiconductors, 2015, (05) : 174 - 178
  • [49] A 2GS/s 6-bit CMOS time-interleaved ADC for analysis of mixed-signal calibration techniques
    Benjamín T. Reyes
    German Paulina
    Raúl Sanchez
    Pablo S. Mandolesi
    Mario R. Hueda
    Analog Integrated Circuits and Signal Processing, 2015, 85 : 3 - 16
  • [50] A 6-bit 2GS/s CMOS Time-Interleaved ADC for Analysis of Mixed-Signal Calibration Techniques
    Reyes, Benjamin T.
    Tealdi, Lucas
    Paulina, German
    Labat, Emanuel
    Sanchez, Raul
    Mandolesi, Pablo S.
    Hueda, Mario R.
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
12345