A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background. calibration

被引：4
|
作者：
Lee, Zwei-Mei [1 ]
Wang, Cheng-Yeh [1 ]
Wu, Jieh-Tsorng [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年
关键词：
D O I：
10.1109/CICC.2006.320912
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 15-bit 125-MS/s two-channel time-interleaved pipelined ADC is fabricated in a 0.18 mu m CMOS technology, and achieves 91.9 dB SFDR, 69.9 dB SNDR for a 9.99 MHz input. The ADC uses a single sample-and-hold amplifier which employs a precharging circuit technique to mitigate the performance requirements for its opamp. Digital background calibration is applied to maintain the conversion linearity of each AID channel and also correct both gain and offset mismatches between the two channels. Excluding I/O buffers, the chip occupies an area of 4.3 x 4.3 mm(2) and dissipates 909 mW from a 1.8 V supply.
引用
收藏
页码：209 / 212
页数：4
相关论文
共 50 条
  • [21] A 14-Bit 500-MS/s Time-Interleaved ADC With Autocorrelation-Based Time Skew Calibration
    Wang, Xiao
    Li, Fule
    Jia, Wen
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (03) : 322 - 326
  • [22] Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration
    Guo, Mingqiang
    Sin, Sai-Weng
    Seng-Pan, U.
    Martins, R. P.
    2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 113 - 116
  • [23] All-Digital Blind Background Calibration Technique for Any Channel Time-Interleaved ADC
    Qiu, Yongtao
    Liu, You-Jiang
    Zhou, Jie
    Zhang, Guifu
    Chen, Dahai
    Du, Niantong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (08) : 2503 - 2514
  • [24] Background analog and mixed signal calibration system for time-interleaved ADC
    Khalil, Raouf
    Louerat, Marie-Minerve
    Petigny, Roger
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 656 - 667
  • [25] Background Calibration of Time-Interleaved ADC Using Direct Derivative Information
    Xu, Benwei
    Chiu, Yun
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2456 - 2459
  • [26] A 10∼15-bit 60-MS/s Floating-Point ADC With Digital Gain and Offset Calibration
    Shu, Yun-Shiang
    Kyung, MoonJung
    Lee, Wei-Ming
    Song, Bang-Sup
    Pain, Bedabrata
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) : 2356 - 2365
  • [27] A Background Calibration for Joint Mismatch in the OFDM System With Time-Interleaved ADC
    Shen, Haoyang
    John, Deepu
    Cardiff, Barry
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3630 - 3634
  • [28] A 15-bit 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration (vol 40, pg 1047, 2005)
    Liu, HC
    Lee, ZM
    Wu, JT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2339 - 2339
  • [29] A 12 bit 8 GS/s Time-Interleaved SAR ADC in 28 nm CMOS
    Linnhoff, Sebastian
    Buballa, Frowin
    Reinhold, Michael
    Gerfers, Friedel
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [30] A 5-bit 125-MS/s 367-μW ADC in 65-nm CMOS
    Huang, Guanzhong
    Lin, Pingfen
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 1 - 4
12345