A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background. calibration

被引：4

作者：

Lee, Zwei-Mei ^{[1
]}

Wang, Cheng-Yeh ^{[1
]}

Wu, Jieh-Tsorng ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

来源：

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年

关键词：

D O I：

10.1109/CICC.2006.320912

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 15-bit 125-MS/s two-channel time-interleaved pipelined ADC is fabricated in a 0.18 mu m CMOS technology, and achieves 91.9 dB SFDR, 69.9 dB SNDR for a 9.99 MHz input. The ADC uses a single sample-and-hold amplifier which employs a precharging circuit technique to mitigate the performance requirements for its opamp. Digital background calibration is applied to maintain the conversion linearity of each AID channel and also correct both gain and offset mismatches between the two channels. Excluding I/O buffers, the chip occupies an area of 4.3 x 4.3 mm(2) and dissipates 909 mW from a 1.8 V supply.

引用

页码：209 / 212

页数：4

共 50 条

[31] A 14-BIT 1.2GS/S TIME-INTERLEAVED PIPELINE ADC WITH CALIBRATION
Pu, Jie
Huang, Xingfa
Xu, Mingyuan
Shen, Xiaofeng
Chen, Xi
Li, Liang
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1066 - 1068
[32] A 14-BIT 500MS/S LOW POWER TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTER IN 0.18-μM CMOS TECHNOLOGY WITH BACKGROUND CALIBRATION
Pu, Jie
Shen, Xiaofeng
Huang, Xingfa
Fu, Dongbing
Zhang, Ruitao
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[33] A 15b 20MS/s CMOS pipelined ADC with digital background calibration
Liu, HC
Lee, ZM
Wu, JT
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 454 - 455
[34] Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs
Mafi, Hamidreza
Yargholi, Mostafa
Yavari, Mohammad
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) : 1504 - 1514
[35] A 6 bit 2 GS/s Flash-Assisted Time-Interleaved (FATI) SAR ADC with Background Offset Calibration
Sung, Ba-Ro-Saim
Lee, Chang-Kyo
Kim, Wan
Kim, Jong-In
Hong, Hyeok-Ki
Oh, Ghil-Geun
Lee, Choong-Hoon
Choi, Michael
Park, Ho-Jin
Ryu, Seung-Tak
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 281 - 284
[36] Digital background calibration for timing mismatch in time-interleaved ADCs
Chen, HH
Lee, J
Chen, JT
ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
[37] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
Jang, ByeongGi
Hayder, Abbas Syed
Do, SungHan
Cho, SungHun
Lee, DongSoo
Pu, YoungGun
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
[38] A Digital-circuit-based Evolutionary-computation Algorithm for Time-interleaved ADC Background Calibration
Zhou, Dadian
Talarico, Claudio
Silva-Martinez, Jose
2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 13 - 17
[39] "Split ADC" Calibration for All-Digital Correction of Time-Interleaved ADC Errors
McNeill, John A.
David, Christopher
Coln, Michael
Croughwell, Rosa
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 344 - 348
[40] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
Abbaszadeh, Asgar
Aghdam, Esmaeil N.
Rosado-Munoz, Alfredo
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 299 - 310

← 1 2 3 4 5 →