A Chinese Remainder Theorem Approach to Bit-Parallel GF(2n) Polynomial Basis Multipliers for Irreducible Trinomials

被引:18
|
作者
Fan, Haining [1 ,2 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Tsinghua Univ, TNLIST, Beijing 100084, Peoples R China
关键词
Finite field; multiplication; polynomial basis; the chinese remainder theorem; GF(2(M));
D O I
10.1109/TC.2015.2428704
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We show that the step "modulo the degree-n field generating irreducible polynomial" in the classical definition of the GF(2(n)) multiplication operation can be avoided. This leads to an alternative representation of the finite field multiplication operation. Combining this representation and the Chinese Remainder Theorem, we design bit-parallel GF(2(n)) multipliers for irreducible trinomials u(n) + u(k) + 1 on GF(2) where 1 < k <= n/2. For some values of n, our architectures have the same time complexity as the fastest bit-parallel multipliers-the quadratic multipliers, but their space complexities are reduced. Take the special irreducible trinomial u(2k) + u(k) + 1 for example, the space complexity of the proposed design is reduced by about 1/ 8, while the time complexity matches the best result. Our experimental results show that among the 539 values of n such that 4 < n < 1,000 and x(n) + x(k) + 1 is irreducible over GF(2) for some k in the range 1 <= k <= n/2, the proposed multipliers beat the current fastest parallel multipliers for 290 values of n when (n - 1)/3 <= k <= n/2: they have the same time complexity, but the space complexities are reduced by 8.4 percent on average.
引用
收藏
页码:343 / 352
页数:10
相关论文
共 50 条
  • [31] Key function of normal basis multipliers in GF(2n)
    Fan, H
    Dai, YQ
    [J]. ELECTRONICS LETTERS, 2002, 38 (23) : 1431 - 1432
  • [32] High-speed bit-parallel systolic multipliers for a class of GF(2m)
    Lee, CY
    Lu, EH
    Jau-Yien
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 291 - 294
  • [33] Derivation of reduced test vectors for bit-parallel multipliers over GF(2m)
    Rahaman, H.
    Mathew, J.
    Pradhan, D. K.
    Jabir, A. M.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1289 - 1294
  • [34] A systolic bit-parallel multiplier with flexible latency and complexity over GF(2m) using polynomial basis
    Zhang, Jingxian
    Song, Zheng
    Hu, Qingsheng
    [J]. ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 848 - 855
  • [36] Efficient implementation of bit-parallel fault tolerant polynomial basis multiplication and squaring over GF(2m)
    Rashidi, Bahram
    Sayedi, Sayed Masoud
    Farashahi, Reza Rezaeian
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (01): : 18 - 29
  • [37] Efficient Bit-Parallel GF(2m) Multiplier for a Large Class of Irreducible Pentanomials
    Cilardo, Alessandro
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 1001 - 1008
  • [38] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Lee, Chiou-Yng
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 106 - 112
  • [39] Ringed bit-parallel systolic multipliers over a class of fields GF(2m)
    Ting, YR
    Lu, EH
    Lu, YC
    [J]. INTEGRATION-THE VLSI JOURNAL, 2005, 38 (04) : 571 - 578
  • [40] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Chiou-Yng Lee
    Chin-Chin Chen
    Yuan-Ho Chen
    Erl-Huei Lu
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 1160 - 1165