共 50 条
- [44] Reconfigurable implementation of bit-parallel multipliers over GF(2m) for two classes of finite fields [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 287 - 290
- [45] New Bit-Parallel Systolic Architectures for Computing Multiplication, Multiplicative Inversion and Division in GF(2m) Under Polynomial Basis and Normal Basis Representations [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 52 (03): : 313 - 324
- [47] Error-correcting codes for concurrent error correction in bit-parallel systolic and scalable multipliers for shifted dual basis of GF(2m) [J]. Journal of Computers, 2011, 22 (03): : 37 - 52
- [49] New viewpoint of bit-serial/parallel normal basis multipliers using irreducible all-one polynomial [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1499 - 1502
- [50] Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2m) [J]. Journal of Electronic Testing, 2005, 21 : 539 - 549