High-speed bit-parallel systolic multipliers for a class of GF(2m)

被引:0
|
作者
Lee, CY
Lu, EH
Jau-Yien
机构
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Tu special operations. called the cyclic shifting and the inner product are defined based on the properties of irreducible all one polynomials. With the two operations. an effective algorithm fbr computing multiplication over a class of GF(2(m)) was developed in this paper The low-complexity hit-parallel systolic multipliers are presented The multiplier is composed of (m+1)(2) identical cells, each of which consisting of one 2-bit AND gate. one 2-bit XOR gate and three I-hit latches. The multiplier has very low latency and propagation delay which makes them very fast, Moreover the architectures of the multiplier can also be applied to compute multiplication over the class of GF(2(nr)) in which the elements are represented with the root of an irreducible equally spaced polynomial of degree nr.
引用
收藏
页码:291 / 294
页数:4
相关论文
共 50 条
  • [1] Bit-parallel systolic modular multipliers for a class of GF(2m)
    Lee, CY
    Lu, EH
    Lee, JY
    [J]. ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 51 - 58
  • [2] Ringed bit-parallel systolic multipliers over a class of fields GF(2m)
    Ting, YR
    Lu, EH
    Lu, YC
    [J]. INTEGRATION-THE VLSI JOURNAL, 2005, 38 (04) : 571 - 578
  • [4] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Lee, Chiou-Yng
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 106 - 112
  • [5] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Chiou-Yng Lee
    Chin-Chin Chen
    Yuan-Ho Chen
    Erl-Huei Lu
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 1160 - 1165
  • [6] Reconfigurable implementation of GF(2m) bit-parallel multipliers
    Imana, Jose L.
    [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 893 - 896
  • [7] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application
    Sargunam, B.
    Mozhi, S. Arul
    Dhanasekaran, R.
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
  • [8] Compact Bit-Parallel Systolic Multiplier Over GF(2m)
    Ibrahim, Atef
    Gebali, Fayez
    Bouteraa, Yassine
    Tariq, Usman
    Ahanger, Tariq
    Alnowaiser, Khaled
    [J]. IEEE CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2021, 44 (02): : 199 - 205
  • [9] Efficient Bit-Parallel Systolic Multiplier over GF (2m)
    Mozhi, S. Arul
    Ramya, P.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4899 - 4902
  • [10] Low-complexity bit-parallel systolic Montgomery multipliers for special classes of GF(2m)
    Lee, CY
    Horng, JS
    Jou, IC
    Lu, EH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (09) : 1061 - 1070