共 50 条
- [1] Bit-parallel systolic modular multipliers for a class of GF(2m) [J]. ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 51 - 58
- [5] Low-complexity bit-parallel systolic multipliers over GF(2m) [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 1160 - 1165
- [6] Reconfigurable implementation of GF(2m) bit-parallel multipliers [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 893 - 896
- [7] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
- [8] Compact Bit-Parallel Systolic Multiplier Over GF(2m) [J]. IEEE CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2021, 44 (02): : 199 - 205
- [9] Efficient Bit-Parallel Systolic Multiplier over GF (2m) [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4899 - 4902