A 6-bit 220-MS/s Time-Interleaving SAR ADC in 0.18-μm Digital CMOS Process

被引：8

作者：

Liu, Chun-Cheng ^{[1
]}

Huang, Yi-Ting ^{[1
]}

Huang, Guan-Ying ^{[1
]}

Chang, Soon-Jyh ^{[1
]}

Huang, Chung-Ming ^{[2
]}

Huang, Chih-Haur ^{[2
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, 1 Univ Rd, Tainan 70101, Taiwan

[2] Himax Technol Inc, Tainan, Taiwan

来源：

2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM | 2009年

关键词：

D O I：

10.1109/VDAT.2009.5158133

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper reports a 6-bit 220-MS/s time-interleaving successive approximation register analog-to-digital converter (SAR ADC) for low-power low-cost CMOS integrated systems. The major concept of the design is based on the proposed set-and-down capacitor switching method in the DAC capacitor array. Compared to the conventional switching method, the average switching energy is reduced about 81%. At 220-MS/s sampling rate, the measured SNDR and SFDR are 32.62 dB and 48.96 dB respectively. The resultant ENOB is 5.13 bits. The total power consumption is 6.8 mW. Fabricated in TSMC 0.18-mu m 1P5M Digital CMOS technology, the ADC only occupies 0.032 mm(2) active area.

引用

页码：215 / +

页数：2

共 50 条

[41] A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 μm CMOS
Zhu, Zhangming
Qiu, Zheng
Liu, Maliang
Ding, Ruixue
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) : 689 - 696
[42] A 700-MS/s 6-bit SAR ADC with partially active reference voltage buffer
Zhao, Long
Li, Bao
Cheng, Yuhua
IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
[43] A CMOS two-way time interleaved 12-bit SAR ADC with 6-bit MSBs sharing technique
Ho-Yong Lee
Min-Soo Shim
Jongwhan Lee
Byung Seong Bae
Kwang Sub Yoon
Analog Integrated Circuits and Signal Processing, 2020, 103 : 337 - 343
[44] A 0.23 pJ 11.05-bit ENOB 125-MS/s pipelined ADC in a 0.18 μm CMOS process
王勇
张剑云
尹睿
赵宇航
张卫
Journal of Semiconductors, 2015, 36 (05) : 174 - 178
[45] A 10-bit 100MS/s pipelined ADC in 0.18μm CMOS technology
Lee, Hwei-Yu
Liu, Shen-Luan
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 3 - +
[46] 10-bit, 125 MS/s, 40 mW pipelined ADC in 0.18 μm CMOS
Yoshioka, M
Kudo, M
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 248 - 257
[47] A 0.23 pJ 11.05-bit ENOB 125-MS/s pipelined ADC in a 0.18 μm CMOS process
王勇
张剑云
尹睿
赵宇航
张卫
Journal of Semiconductors, 2015, (05) : 174 - 178
[48] A 6-bit 1.6-GS/s Domino-SAR ADC in 55nm CMOS
Chung, Yung-Hui
Rih, Wei-Shu
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 216 - 217
[49] A 10bit 4OMS/s SAR ADC in 0.18μm CMOS with Redundancy Compensation
Guo, Liyang
Wang, Maodong
Zhang, Xiaojie
Wang, Xinghua
2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 2536 - 2540
[50] Area-efficient Low-Power 8-Bit 20-MS/s SAR ADC in 0.18μm CMOS
Atkin, E.
Normanov, D.
2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 451 - 454

← 1 2 3 4 5 →