High Pressure Hydrogen Annealing Effect of CESL Nitride Stressor MOSFETs with Metal Gate/High-k Dielectric on the Performance and Reliability

被引：0

作者：

Park, Min Sang ^{[1
]}

Lee, Kyong Taek ^{[1
]}

Hong, Seung Ho ^{[1
]}

Song, Seung Hyun ^{[1
]}

Choi, Gil Bok ^{[1
]}

Baek, Rock Hyun ^{[1
]}

Choi, Hyun Sik ^{[1
]}

Sagong, Hyun Chul ^{[1
]}

Jung, Sung Woo ^{[2
]}

Kang, Chang Yong ^{[3
]}

Woo, B. ^{[4
]}

Jeong, Yoon-Ha ^{[1
]}

机构：

[1] Pohang Univ Sci & Technol POSTECH, Dept Elect & Elect Engn, Pohang, South Korea

[2] Natl Ctr Nanomat Technol, Pohang, South Korea

[3] SEMATECH, Austin, TX 78741 USA

[4] Poongsan Microtech, Santa Clara, CA USA

来源：

2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE | 2009年

关键词：

D O I：

10.1109/NMDC.2009.5167527

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present high pressure hydrogen annel (HPHA) effects in two types contact etch stop layer (CESL) nitride MOSFETs. Performances increased in both samples of using rapid thermal chemical vapor deposition (RTCVD) and plasma enhanced chemical vapor deposition (PECVD) nitride stress layers, but reliability only degraded in PECVD samples after HPHA.

引用

页码：229 / +

页数：3

共 50 条

[41] Observation of Slow Oxide Traps at MOSFETs Having Metal/High-k Gate Dielectric Stack in Accumulation Mode
Cho, Heung-Jae
Son, Younghwan
Oh, Byoungchan
Lee, Sanghoon
Lee, Jong-Ho
Park, Byung-Gook
Shin, Hyungcheol
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2697 - 2703
[42] Damascene metal gate MOSFETs with Co silicided source/drain and high-k gate dielectrics
Matsuo, K
Saito, T
Yagishita, A
Iinuma, T
Murakoshi, A
Nakajima, K
Omoto, S
Suguro, K
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 70 - 71
[43] A 2D analytical model for SCEs in MOSFETs with high-k gate dielectric
Xie, Qian
Xu, Jun
Ren, Tianling
Taur, Yuan
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (03)
[44] Single-electron emission of traps in HfSiON as high-k gate dielectric for MOSFETs
Chan, CT
Tang, CJ
Kuo, CH
Ma, HC
Tsai, CW
Wang, HCH
Chi, MH
Wang, T
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 41 - 44
[45] A Compact Threshold-Voltage Model of MOSFETs with Stack High-k Gate Dielectric
Ji, F.
Xu, J. P.
Chen, J. J.
Xu, H. X.
Li, C. X.
Lai, P. T.
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 236 - +
[46] Study of Reliability Physics on High-k/Metal Gate and Power devices
Niwa, M.
PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 484 - 487
[47] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
Ekta Goel
Silicon, 2022, 14 : 11539 - 11544
[48] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
Goel, Ekta
SILICON, 2022, 14 (17) : 11539 - 11544
[49] Reliability issues for high-k gate dielectrics
Oates, AS
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 923 - 926
[50] Development of high-k gate dielectric materials
Wu De-Qi
Zhao Hong-Sheng
Yao Jin-Cheng
Zhang Dong-Yan
Chang Ai-Min
JOURNAL OF INORGANIC MATERIALS, 2008, 23 (05) : 865 - 871

← 1 2 3 4 5 →