High Pressure Hydrogen Annealing Effect of CESL Nitride Stressor MOSFETs with Metal Gate/High-k Dielectric on the Performance and Reliability

被引：0

作者：

Park, Min Sang ^{[1
]}

Lee, Kyong Taek ^{[1
]}

Hong, Seung Ho ^{[1
]}

Song, Seung Hyun ^{[1
]}

Choi, Gil Bok ^{[1
]}

Baek, Rock Hyun ^{[1
]}

Choi, Hyun Sik ^{[1
]}

Sagong, Hyun Chul ^{[1
]}

Jung, Sung Woo ^{[2
]}

Kang, Chang Yong ^{[3
]}

Woo, B. ^{[4
]}

Jeong, Yoon-Ha ^{[1
]}

机构：

[1] Pohang Univ Sci & Technol POSTECH, Dept Elect & Elect Engn, Pohang, South Korea

[2] Natl Ctr Nanomat Technol, Pohang, South Korea

[3] SEMATECH, Austin, TX 78741 USA

[4] Poongsan Microtech, Santa Clara, CA USA

来源：

2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE | 2009年

关键词：

D O I：

10.1109/NMDC.2009.5167527

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present high pressure hydrogen annel (HPHA) effects in two types contact etch stop layer (CESL) nitride MOSFETs. Performances increased in both samples of using rapid thermal chemical vapor deposition (RTCVD) and plasma enhanced chemical vapor deposition (PECVD) nitride stress layers, but reliability only degraded in PECVD samples after HPHA.

引用

页码：229 / +

页数：3

共 50 条

[31] Investigating the Effects of Channel Length and High-K Dielectric Materials on the Performance of Double-Gate MOSFETs
Umamaheshwar Soma
Transactions on Electrical and Electronic Materials, 2023, 24 : 285 - 294
[32] RF Reliability of Gate Last InGaAs nMOSFETs with High-k Dielectric
Roll, Guntrade
Egard, Mikael
Johannson, Sofia
Ohlsson, Lars
Wernersson, Lars-Erik
Lind, Erik
2013 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2013, : 38 - 41
[33] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B. (dorisb@us.ibm.com), 2005, (Institute of Electrical and Electronics Engineers Inc.):
[34] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B
Kim, YH
Linder, BP
Steen, M
Narayanan, V
Boyd, D
Rubino, J
Chang, L
Sleight, J
Topol, A
Sikorski, E
Shi, L
Wong, K
Babich, K
Zhang, Y
Kirsch, P
Newbury, J
Walker, GF
Carruthers, R
D'Emic, C
Kozlowski, P
Jammy, R
Guarini, KW
Leong, M
2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 214 - 215
[35] Characterization of Oxide Traps Leading to RTN in High-k and Metal Gate MOSFETs
Lee, Sanghoon
Cho, Heung-Jae
Son, Younghwan
Lee, Dong Seup
Shin, Hyungcheol
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 713 - +
[36] Impact of post-metal deposition annealing temperature on performance and reliability of high-K metal-gate n-FinFETs
Lin, Chien-Yu
Chang, Ting-Chang
Liu, Kuan-Ju
Tsai, Jyun-Yu
Chen, Ching-En
Liu, Hsi-Wen
Lu, Ying-Hsin
Tseng, Tseung-Yuen
Cheng, Osbert
Huang, Cheng-Tung
THIN SOLID FILMS, 2016, 620 : 30 - 33
[37] Characterization of thulium silicate interfacial layer for high-k/metal gate MOSFETs
Litta, E. Dentoni
Hellstrom, P-E
Henkel, C.
Ostling, M.
2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 122 - 125
[38] Exploring High-Temperature Reliability of 4H-SiC MOSFETs: A Comparative Study of High-K Gate Dielectric Materials
Rao, M. V. Ganeswara
Ramanjaneyulu, N.
Madugula, Sumalatha
Dharani, N. P.
Babu, K. Rajesh
Sagar, Kallepelli
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2024, 25 (02) : 194 - 200
[39] Effects of N-rich TiN Capping Layer on Reliability in Gate-Last High-k/Metal Gate MOSFETs
Bae, Kidan
Lee, Kyung Taek
Sagong, Hyun Chul
Choe, Minhyeok
Lee, Hyunwoo
Kim, Sungeun
Kim, Kwang-Soo
Park, Junekyun
Pae, Sangwoo
Park, Jongwoo
SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 3 - 7
[40] NH3-annealed atomic-layer-deposited silicon nitride as a high-k gate dielectric with high reliability
Nakajima, A
Khosru, QDM
Yoshimoto, T
Kidera, T
Yokoyama, S
APPLIED PHYSICS LETTERS, 2002, 80 (07) : 1252 - 1254

← 1 2 3 4 5 →