Hybrid Fan-out Package for Vertical Heterogeneous Integration

被引:5
|
作者
Chuang, Po-Yao [1 ]
Lin, M-L [1 ]
Hung, S-T [1 ]
Wu, Y-W [1 ]
Wong, D-C [1 ]
Yew, M-C [1 ]
Hsu, C-K [1 ]
Liao, L-L [1 ]
Lai, P-Y [1 ]
Tsai, P-H [1 ]
Chen, S-M [1 ]
Cheng, S-K [1 ]
Jeng, Shin-Puu [1 ]
机构
[1] Taiwan Semicond Mfg Co, 6,Creat Rd 2,Hsinchu Sci Pk, Hsinchu 30077, Taiwan
关键词
Fan-out package; High density interconnect; Heterogeneous integration; Module on module; System in package;
D O I
10.1109/ECTC32862.2020.00061
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new ultra-thin high-density hybrid package that combines fan-out RDL with a backside laminated interposer is developed for mobile applications. The package features up to six fan-out RDL layers for chiplet integration and two to four routing layers in a backside interposer for a high pin-count module stacking architecture. The laminated interposer is placed conformally to the SOC to create a base package as thin as 250 um. An integration challenge in the CTE mismatch between fan-out RDL and laminated interposer is successfully resolved. For a 14x14 mm(2) package, a low package warpage is achieved at RT and HT, measured at 37um and -46um, respectively. The twist index is also controlled within 30um. Despite its thinness, the new hybrid package shows enhanced mechanical strength by incorporating the laminated interposer. It is successfully demonstrated that memory and RF modules can be stacked on this thin base package using the standard production flow. The thin packages pass stringent component and board level reliability tests. The new hybrid package combines the electrical and thermal advantages of fan-out packages and the mechanical advantage of laminated interposers. This hybrid fan-out package has a very high interconnect density, which provides excellent design flexibility for advanced vertical heterogeneous integrations.
引用
收藏
页码:333 / 338
页数:6
相关论文
共 50 条
  • [31] Warpage and RDL Stress Analysis in Large Fan-Out Package with Multi-Chiplet Integration
    Wong, Jen-Hsien
    Wu, NanYi
    Lai, Wei-Hong
    Chen, Dao-Long
    Chen, Tang-Yuan
    Chen, Chung-Hao
    Wu, Yi-Hsien
    Chang, Yung-shun
    Kao, Chin-Li
    Tarng, David
    Lee, Teck Chong
    Hung, C. P.
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1074 - 1079
  • [32] Fan-Out RDL-first Panel-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Ko, Cheng-Ta
    Yang, Kai-Ming
    Peng, Chia-Yu
    Xia, Tim
    Lin, Puru Bruce
    Chen, J. J.
    Huang, Po-Chun
    Liu, Hsing Ning
    Tseng, Tzvy-Jang
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 339 - 347
  • [33] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
    Ko, Cheng-Ta
    Yang, Henry
    Lau, John H.
    Li, Ming
    Li, Margie
    Lin, Curry
    Lin, J. W.
    Chen, Tony
    Xu, Iris
    Chang, Chieh-Lin
    Pan, Jhih-Yuan
    Wu, Hsing-Hui
    Yong, Qing Xiang
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Kai, Wu
    Hao, Ji
    Beica, Rozalia
    Lin, Marc
    Chen, Yu-Hua
    Cheng, Zhong
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Lim, Sze Pei
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1561 - 1572
  • [34] Mechanical Characterization Comparison as Flip-Chip Package to Fan-Out Package
    Chen, Dao-Long
    Sung, Po-Hsien
    Yin, Wei-Jie
    Shih, Meng-Kai
    Tarng, David
    Hung, Chih-Pin
    [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 266 - 269
  • [35] Warpage Simulation and Analysis for Panel Level Fan-out Package
    Lan, Jia-Shen
    Wu, Mei-Ling
    [J]. PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1160 - 1164
  • [36] Fan-Out Wafer Level Chip Scale Package Testing
    Chen, Hao
    Lin, Hung-Chih
    Wang, Min-Jer
    [J]. 2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
  • [37] Scalable Chiplet package using Fan-Out Embedded Bridge
    Lin, Joe
    Chung, C. Key
    Lin, C. F.
    Liao, Ally
    Lu, Ying Ju
    Chen, Jia Shuang
    Ng, Daniel
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 14 - 18
  • [38] Fan-out Panel Level Package with Fine Pitch Pattern
    Kim, Jinyoung
    Choi, Ikjun
    Park, JunHyeong
    Lee, Jae-Ean
    Jeong, TaeSung
    Byun, Jungsoo
    Ko, YoungGwan
    Hur, Kangheon
    Kim, Dea-Woo
    Oh, Kyung Suk
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 52 - 57
  • [39] FOStrip Technique for Low-Cost Fan-Out Package
    Lin, I-Hung
    Chen, Yu-Tai
    Huang, Ji-Ting
    Lu, Hsiang-Hua
    Pan, Ying-Chieh
    Wang, Chien-Hui
    Ni, Tom
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [40] Latest material technologies for Fan-Out Wafer Level Package
    Watanabe, Itaru
    Kouda, Masaya
    Makihara, Koji
    Shinozaki, Hiroki
    [J]. 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,