Performance Analysis of 1 bit Full Adder Using GDI Logic

被引：0

作者：

Mohan, Shoba ^{[1
]}

Rangaswamy, Nakkeeran ^{[1
]}

机构：

[1] Pondicherry Univ, Sch Engn & Technol, Dept Elect Engn, Pondicherry, India

来源：

2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES) | 2014年

关键词：

low power; adder; full swing; LOW-POWER; CMOS; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper focuses on the design of 1 bit full adder circuit using Gate Diffusion Input Logic. The proposed adder schematics are developed using DSCH2 CAD tool, and their layouts are generated with Microwind 3 VLSI CAD tool. A 1 bit adder circuits are analyzed using standard CMOS 120nm features with corresponding voltage of 1.2V. The Simulated results of the proposed adder is compared with those of Pass transistor, Transmission Function, and CMOS based adder circuits. The proposed adder dissipates low power and responds faster.

引用

页数：4

共 50 条

[21] A framework for fair performance evaluation of 1-bit full Adder cells
Shams, AM
Bayoumi, MA
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 6 - 9
[22] Performance Comparison of 1-Bit Conventional and Hybrid Full Adder Circuits
Hussain, Inamul
Chaudhury, Saurabh
ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 43 - 50
[23] Design and Analysis Four Bit Hybrid Full Adder Cell using Gate Diffusion Input Technique and Domino Logic
Goyal, Rishab
Sharma, Sanjeev
2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 543 - 548
[24] Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
Hasan, Mehedi
Siddique, Abdul Hasib
Mondol, Abdal Hoque
Hossain, Mainul
Zaman, Hasan U.
Islam, Sharnali
SN APPLIED SCIENCES, 2021, 3 (06):
[25] 1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate
Breitkreutz, Stephan
Eichwald, Irina
Kiermaier, Josef
Papp, Adam
Csaba, Gyoergy
Niemier, Michael
Porod, Wolfgang
Schmitt-Landsiedel, Doris
Becherer, Markus
JEMS 2013 - JOINT EUROPEAN MAGNETIC SYMPOSIA, 2014, 75
[26] Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
Mehedi Hasan
Abdul Hasib Siddique
Abdal Hoque Mondol
Mainul Hossain
Hasan U. Zaman
Sharnali Islam
SN Applied Sciences, 2021, 3
[27] Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit
Bagwari, Ashish
Katna, Isha
2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 124 - 127
[28] Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style
Foroutan, Vahid
Taheri, MohammadReza
Navi, Keivan
Mazreah, Arash Azizi
INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 48 - 61
[29] Design of 1-bit Full Adder using β-Driven Threshold Element
Paul, Madhusmita
Kapoor, Neha
Modak, Rohini
Paul, Tathagata
Chaudhuri, Rajarshi Roy
Chowdhury, Subhajit Dutta
Sarkar, Mili
2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
[30] Delay and Energy Efficiency Analysis of a 1-bit CMOS Full Adder
Kumar, Manish
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (2-3): : 263 - 269

← 1 2 3 4 5 →