Performance Analysis of 1 bit Full Adder Using GDI Logic

被引：0

作者：

Mohan, Shoba ^{[1
]}

Rangaswamy, Nakkeeran ^{[1
]}

机构：

[1] Pondicherry Univ, Sch Engn & Technol, Dept Elect Engn, Pondicherry, India

来源：

2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES) | 2014年

关键词：

low power; adder; full swing; LOW-POWER; CMOS; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper focuses on the design of 1 bit full adder circuit using Gate Diffusion Input Logic. The proposed adder schematics are developed using DSCH2 CAD tool, and their layouts are generated with Microwind 3 VLSI CAD tool. A 1 bit adder circuits are analyzed using standard CMOS 120nm features with corresponding voltage of 1.2V. The Simulated results of the proposed adder is compared with those of Pass transistor, Transmission Function, and CMOS based adder circuits. The proposed adder dissipates low power and responds faster.

引用

页数：4

共 50 条

[41] Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance
Purohit, Sohan
Margala, Martin
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (07) : 1327 - 1331
[42] Analysis of 1-bit full adder using different techniques in Cadence 45nm Technology
Venkatesan, Chandran
Sulthana, Thabsera M.
Sumithra, M. G.
Suriya, M.
2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 179 - 184
[43] Parallel optical logic processor and bit slice-full adder using a single electron trapping device
Ruan, H
Cheng, SC
Gan, FX
OPTICS AND LASER TECHNOLOGY, 1998, 30 (3-4): : 175 - 182
[44] Design A 1Bit Low Power Full Adder Using Cadence Tool
Khare, Kavita
Shukla, Krishna Dayal
INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 373 - 376
[45] COMPARISION ANALYSIS OF FINFET BASED 1-BIT FULL ADDER CELL IMPLEMENTED USING DIFFERENT LOGIC STYLES AT 10, 22 AND 32NM
Sharma, Shivani
Soni, Gaurav
2016 INTERNATIONAL CONFERENCE ON ENERGY EFFICIENT TECHNOLOGIES FOR SUSTAINABILITY (ICEETS), 2016, : 660 - 667
[46] Parametric analysis of a hybrid 1-bit full adder in UDSM and CNTFET Technology
Niranjan, Neeraj Kumar
Singh, Rajendra Bahadur
Rizvi, Navaid Z.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4267 - 4272
[47] Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 μm CMOS technologies
Sayed, M
Badawy, W
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 559 - 562
[48] Design and analysis of 1-bit hybrid full adder cells for fast computation
Anand, Anubhav
Dhariwal, Sandeep
Lamba, Vijay Kumar
Kassa, Sankit
INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (01) : 195 - 195
[49] New improved 1-bit full adder cells
Veeramachaneni, Sreehari
Srinivas, M. B.
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 701 - 704
[50] Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
Bhattacharyya, Partha
Kundu, Bijoy
Ghosh, Sovan
Kumar, Vinay
Dandapat, Anup
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2001 - 2008

← 1 2 3 4 5 →