共 42 条
- [32] Wafer-Level Packages Using B-Stage Nonconductive Films for Cu Pillar/Sn-Ag Microbump Interconnection IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (11): : 1567 - 1572
- [33] Assembly Analysis of Cu/Ni/SnAg Microbump for Stacking Thin Chips in a Fine Pitch Package Using a Wafer-level Underfill 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP 2012), 2012,
- [34] Evaluation of Cu/Ni/SnAg Microbump Bonding Processes for Thin-chip-on-chip Package using a Wafer-level Underfill Film 2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 385 - 391
- [37] Optimization and Characterization of Low-Temperature Wafer-Level Hybrid Bonding Using Photopatternable Dry Film Adhesive and Symmetric Micro Cu Pillar Solder Bumps IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (10): : 1855 - 1862
- [38] A 300-mm Wafer-Level Three-Dimensional Integration Scheme Using Tungsten Through-Silicon Via and Hybrid Cu-Adhesive Bonding IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 599 - +
- [39] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2020, 11 : 1439 - 1449
- [40] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir Franz, Mathias (mathias.franz@enas.fraunhofer.de), 1600, Beilstein-Institut Zur Forderung der Chemischen Wissenschaften (11): : 1439 - 1449