Mixed-mode interface toughness of wafer-level Cu-Cu bonds using asymmetric chevron test

被引:21
|
作者
Tadepalli, Rajappa [1 ]
Turner, Kevin T. [2 ]
Thompson, Carl V. [1 ]
机构
[1] MIT, Dept Mat Sci & Engn, Cambridge, MA 02139 USA
[2] Univ Wisconsin, Dept Mech Engn, Madison, WI 53706 USA
关键词
delamination; fracture toughness; layered material; mechanical testing; mixed-mode toughness;
D O I
10.1016/j.jmps.2007.07.016
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Characterization of interfacial adhesion is critical for the development of wafer bonding processes to manufacture microsystems with high yield and reliability. It is imperative that the test method used in such adhesion studies corresponds to the loading conditions present during processing and operation of the devices. In most applications in which wafers and die are bonded, the interface experiences a combination of shear and normal loading (i.e. mixed-mode loading) with the relative magnitude of the Mode I and II components varying in different scenarios. In the current work, the toughness of Cu-Cu thermocompression bonds, which are of interest for the fabrication of three-dimensional integrated circuits, is analyzed using a bonded chevron specimen with layers of different thickness that allows for the application of interfacial loading with variable mode mixity. The phase angle (a function of the degree of mode mixity at the interface) is varied from 0 degrees to 24 degrees by changing the layer thickness ratio from 1 to 0.48. The Cu-Cu bond toughness increases from 2.68 to 10.1 J/m(2), as the loading is changed from Mode I (pure tension) to a loading with a phase angle of 24 degrees. The energy of plastic dissipation increases with increasing mode mixity, resulting in the enhanced interface toughness. The Mode I toughness of Cu-Cu bonds is minimally affected by plasticity, and therefore, provides the closest estimate of the interfacial work of fracture under the bonding conditions employed. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:707 / 718
页数:12
相关论文
共 42 条
  • [31] Development and Characterization of Low Temperature Wafer-Level Vacuum Packaging Using Cu-Sn Bonding and Nanomultilayer Getter
    Kim, Taehyun
    Han, Sangwug
    Lee, Jubum
    Na, Yeeun
    Jung, Joontaek
    Park, Yun Chang
    Oh, Jaesub
    Yang, Chungmo
    Kim, Hee Yeoun
    MICROMACHINES, 2023, 14 (02)
  • [32] Wafer-Level Packages Using B-Stage Nonconductive Films for Cu Pillar/Sn-Ag Microbump Interconnection
    Lee, Hyeong-Gi
    Choi, Yong-Won
    Shin, Ji-Won
    Paik, Kyung-Wook
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (11): : 1567 - 1572
  • [33] Assembly Analysis of Cu/Ni/SnAg Microbump for Stacking Thin Chips in a Fine Pitch Package Using a Wafer-level Underfill
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Zhan, Chau-Jie
    14TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP 2012), 2012,
  • [34] Evaluation of Cu/Ni/SnAg Microbump Bonding Processes for Thin-chip-on-chip Package using a Wafer-level Underfill Film
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Zhan, Chau-Jie
    Chen, Tai-Hong
    2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 385 - 391
  • [35] Detecting Wafer-Level Cu Pillar Defects using Advanced 3D X-ray Microscopy (XRM) with Submicron Resolution
    Li, Susan
    Frame, John
    Madriaga-Berry, Edita
    Hulog, Jose
    Zhang, Ming
    Terada, Masako
    Gu, Allen
    Taraci, David
    JOURNAL OF FAILURE ANALYSIS AND PREVENTION, 2024, 24 (05) : 2232 - 2239
  • [36] Mixed-mode fracture toughness of texturized LS2 glass-ceramics using the three-point bending with eccentric notch test
    Belli, Renan
    Wendler, Michael
    Petschelt, Anselm
    Lohbauer, Ulrich
    DENTAL MATERIALS, 2017, 33 (12) : 1473 - 1477
  • [37] Optimization and Characterization of Low-Temperature Wafer-Level Hybrid Bonding Using Photopatternable Dry Film Adhesive and Symmetric Micro Cu Pillar Solder Bumps
    Yao, Mingjun
    Zhao, Ning
    Wang, Teng
    Yu, Daquan
    Xiao, Zhiyi
    Ma, Haitao
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (10): : 1855 - 1862
  • [38] A 300-mm Wafer-Level Three-Dimensional Integration Scheme Using Tungsten Through-Silicon Via and Hybrid Cu-Adhesive Bonding
    Liu, F.
    Yu, R. R.
    Young, A. M.
    Doyle, J. P.
    Wang, X.
    Shi, L.
    Chen, K. -N.
    Li, X.
    Dipaola, D. A.
    Brown, D.
    Ryan, C. T.
    Hagan, J. A.
    Wong, K. H.
    Lu, M.
    Gu, X.
    Klymko, N. R.
    Perfecto, E. D.
    Merryman, A. G.
    Kelly, K. A.
    Purushothaman, S.
    Koester, S. J.
    Wisnieff, R.
    Haensch, W.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 599 - +
  • [39] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir
    Franz, Mathias
    Junghans, Romy
    Schmitt, Paul
    Szeghalmi, Adriana
    Schulz, Stefan E.
    BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2020, 11 : 1439 - 1449
  • [40] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir
    Franz M.
    Junghans R.
    Schmitt P.
    Szeghalmi A.
    Schulz S.E.
    Franz, Mathias (mathias.franz@enas.fraunhofer.de), 1600, Beilstein-Institut Zur Forderung der Chemischen Wissenschaften (11): : 1439 - 1449