Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir

被引:0
|
作者
Franz M. [1 ]
Junghans R. [1 ]
Schmitt P. [2 ,3 ]
Szeghalmi A. [2 ,3 ]
Schulz S.E. [1 ,4 ]
机构
[1] Nano Device Technologies, Fraunhofer Institute for Electronic Nano Systems ENAS, Technologie-Campus 3, Chemnitz
[2] Fraunhofer Institute for Applied Optics and Precision Engineering IOF, Center of Excellence in Photonics, Albert-Einstein-Straße 7, Jena
[3] Institute of Applied Physics, Friedrich-Schiller-University Jena, Albert-Einstein-Straße 15, Jena
[4] Center for Microtechnologies, Chemnitz University of Technology, Straße der Nationen 62, Chemnitz
来源
Franz, Mathias (mathias.franz@enas.fraunhofer.de) | 1600年 / Beilstein-Institut Zur Forderung der Chemischen Wissenschaften卷 / 11期
关键词
Black silicon; Bottom-up; Metal-assisted chemical etching (MACE); Nanowires; Wafer-level integration;
D O I
10.3762/BJNANO.11.128
中图分类号
学科分类号
摘要
The wafer-level integration of high aspect ratio silicon nanostructures is an essential part of the fabrication of nanodevices. Metalassisted chemical etching (MACE) is a promising low-cost and high-volume technique for the generation of vertically aligned silicon nanowires. Noble metal nanoparticles were used to locally etch the silicon substrate. This work demonstrates a bottom-up self-assembly approach for noble metal nanoparticle formation and the subsequent silicon wet etching. The macroscopic wafer patterning has been done by using a poly(methyl methacrylate) masking layer. Different metals (Au, Pt, Pd, Cu, and Ir) were investigated to derive a set of technologies as platform for specific applications. Especially, the shape of the 3D structures and the resulting reflectance have been investigated. The Si nanostructures fabricated using Au nanoparticles show a perfect light absorption with a reflectance below 0.3%. The demonstrated technology can be integrated into common fabrication processes for microelectromechanical systems. © 2020 Franz et al.
引用
收藏
页码:1439 / 1449
页数:10
相关论文
共 11 条
  • [1] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir
    Franz, Mathias
    Junghans, Romy
    Schmitt, Paul
    Szeghalmi, Adriana
    Schulz, Stefan E.
    BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2020, 11 : 1439 - 1449
  • [2] Evaluation of Cu/SnAg microbump bonding processes for 3D integration using wafer-level underfill film
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Chang, Jing-Yao
    Zhan, Chau-Jie
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2012, 24 (04) : 287 - 293
  • [3] Wafer-Level Wet Etching of High-Aspect-Ratio Through Silicon Vias (TSVs) with High Uniformity and Low Cost for Silicon Interposers with High-Density Interconnect of 3D Packaging
    Li, Liyi
    Wu, Jiali
    Wong, C. P.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1417 - 1422
  • [4] Implementation of SOG devices with embedded through-wafer silicon vias using a glass reflow process for wafer-level 3D MEMS integration
    Lin, Chiung-Wen
    Hsu, Chia-Pao
    Yang, Hsueh-An
    Wang, Wei Chung
    Fang, Weileun
    MEMS 2008: 21ST IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2008, : 802 - +
  • [5] Implementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration
    Lin, Chiung-Wen
    Hsu, Chia-Pao
    Yang, Hsueh-An
    Wang, Wei Chung
    Fang, Weileun
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (02)
  • [6] High aspect ratio via metallization for 3D integration using CVD TiN barrier and electrografted Cu seed
    Druais, G.
    Dilliway, G.
    Fischer, P.
    Guidotti, E.
    Luhn, O.
    Radisic, A.
    Zahraoui, S.
    MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 1957 - 1961
  • [7] 3D system integration on 300 mm wafer level: High-aspect-ratio TSVs with ruthenium seed layer by thermal ALD and subsequent copper electroplating
    Kilige, Sebastian
    Bartusseck, Irene
    Junige, Marcel
    Neumann, Volker
    Reif, Johanna
    Wenzel, Christian
    Boettcher, Mathias
    Albert, Matthias
    Wolf, M. Juergen
    Bartha, Johann W.
    MICROELECTRONIC ENGINEERING, 2019, 205 : 20 - 25
  • [8] Bumpless Build Cube (BBCube): High-Parallelism, High-Heat-Dissipation and Low-Power Stacked Memory Using Wafer-Level 3D Integration Process
    Chujo, Norio
    Sakui, Koji
    Ryoson, Hiroyuki
    Sugatani, Shinji
    Nakamura, Tomoji
    Ohba, Takayuki
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [9] Full 300 mm Electrical Characterization of 3D Integration Using High Aspect Ratio (10:1) Mid-Process Through Silicon Vias
    Gaillard, F.
    Mourier, T.
    Religieux, L.
    Bouchu, D.
    Ribiere, C.
    Minoret, S.
    Gottardi, M.
    Romero, G.
    Mevellec, V.
    Aumont, C.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [10] A novel hardmask-to-substrate pattern transfer method for creating 3D, multi-level, hierarchical, high aspect-ratio structures for applications in microfluidics and cooling technologies
    Sougata Hazra
    Chi Zhang
    Qianying Wu
    Mehdi Asheghi
    Kenneth Goodson
    Ercan M. Dede
    James Palko
    Sreekant Narumanchi
    Scientific Reports, 12