On-chip ESD protection design for automotive vacuum-fluorescent-display (VFD) driver IC to sustain high ESD stress

被引:5
|
作者
Ker, Ming-Dou [1 ]
Chang, Wei-Jen [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Nanoelect & Gigascae Syst Lab, Hsinchu 300, Taiwan
关键词
electrostatic discharge (ESD); high-voltage p-type silicon-controlled rectifier (HVPSCR); human body model (HBM); machine model (MM); secondary breakdown current (It2); vacuum fluorescent display (VFD);
D O I
10.1109/TDMR.2007.907423
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new electrostatic discharge (ESD) protection structure of high-voltage p-type silicon-controlled rectifier (HVPSCR) that is embedded into a high-voltage p-channel MOS (HVPMOS) device is proposed. to greatly improve the ESD robustness of the vacuum-fluorescent-display (VFD) driver IC for automotive electronics applications. By only adding the additional n+ diffusion into the drain region of HVPMOS, the transmission-line-pulsing-measured secondary breakdown current of the output driver has been greatly improved to be greater than 6 A in a 0.5-mu m high-voltage complementary MOS process. Such ESD-enhanced VFD driver IC, which can sustain human-body-model ESD stress of up to 8 W, has been in mass production for automotive applications in cars without the latchup problem. Moreover, with device widths of 500, 600, and 800 mu m, the machine-model ESD levels of the HVPSCR are as high as 1100, 1300, and 1900 V, respectively.
引用
收藏
页码:438 / 445
页数:8
相关论文
共 50 条
  • [1] ESD protection structure with embedded high-voltage p-type SCR for automotive vacuum-fluorescent-display (VFD) applications
    Ker, MD
    Chang, WJ
    Yang, M
    Chen, CC
    Chan, MC
    Shieh, WT
    Yen, KL
    [J]. IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 67 - 70
  • [2] On-chip ESD protection design for integrated circuits: an overview for IC designers
    Wang, AZ
    Feng, HG
    Gong, K
    Zhan, RY
    Stine, J
    [J]. MICROELECTRONICS JOURNAL, 2001, 32 (09) : 733 - 747
  • [3] A new design for complete on-chip ESD protection
    Wang, AZ
    [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 87 - 90
  • [4] On-chip ESD Protection Design Methodologies by CAD Simulation
    Pan, Zijin
    Li, Xunyu
    Hao, Weiquan
    Miao, Runyu
    Wang, Albert
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (01)
  • [5] On-Chip ESD Protection Design for HV Integrated Circuits
    Ker, Ming-Dou
    [J]. 7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [6] An on-chip NMOS ESD protection circuit with low trigger voltage and high ESD robustness
    Chen, Di-Ping
    Liu, Xing
    He, Long
    Chen, Si-Yuan
    [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2 (115-118):
  • [7] Design and modeling of on-chip electrostatic discharge (ESD) protection structures
    Liou, JJ
    Gao, XF
    [J]. 2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 619 - 624
  • [8] Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution
    Ker, MD
    Peng, JJ
    Jiang, HC
    [J]. PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 84 - 89
  • [9] SCR Device with High Holding Current for On-chip ESD Protection
    Zhang, Peng
    Wang, Yuan
    Jia, Song
    Zhang, Xing
    [J]. 2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [10] ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers
    Ker, Ming-Dou
    Chang, Wei-Jen
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1409 - 1416