On-chip ESD protection design for automotive vacuum-fluorescent-display (VFD) driver IC to sustain high ESD stress

被引：5

作者：

Ker, Ming-Dou ^{[1
]}

Chang, Wei-Jen ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Nanoelect & Gigascae Syst Lab, Hsinchu 300, Taiwan

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2007年 / 7卷 / 03期

关键词：

electrostatic discharge (ESD); high-voltage p-type silicon-controlled rectifier (HVPSCR); human body model (HBM); machine model (MM); secondary breakdown current (It2); vacuum fluorescent display (VFD);

D O I：

10.1109/TDMR.2007.907423

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new electrostatic discharge (ESD) protection structure of high-voltage p-type silicon-controlled rectifier (HVPSCR) that is embedded into a high-voltage p-channel MOS (HVPMOS) device is proposed. to greatly improve the ESD robustness of the vacuum-fluorescent-display (VFD) driver IC for automotive electronics applications. By only adding the additional n+ diffusion into the drain region of HVPMOS, the transmission-line-pulsing-measured secondary breakdown current of the output driver has been greatly improved to be greater than 6 A in a 0.5-mu m high-voltage complementary MOS process. Such ESD-enhanced VFD driver IC, which can sustain human-body-model ESD stress of up to 8 W, has been in mass production for automotive applications in cars without the latchup problem. Moreover, with device widths of 500, 600, and 800 mu m, the machine-model ESD levels of the HVPSCR are as high as 1100, 1300, and 1900 V, respectively.

引用

下载

页码：438 / 445

页数：8

共 50 条

[41] ON-CHIP STACKED PUNCHTHROUGH DIODE DESIGN FOR 900V POWER MOSFET GATE ESD PROTECTION
Kim, Seong Bin
Geum, Jongmin
Kyoung, Sinsu
Sung, Man Young
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[42] On-Chip HBM and HMM ESD Protection Design for RF Applications in 40-nm CMOS Process
Chen, Jie-Ting
Lin, Chun-Yu
Chang, Rong-Kun
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (12) : 5267 - 5274
[43] A novel robust SCR with high holding voltage for on-chip ESD protection of industry-level bus
Liu, Yujie
Wang, Yang
Jin, Xiangliang
Yang, Jian
Peng, Yan
Luo, Jun
SOLID-STATE ELECTRONICS, 2023, 208
[44] A Novel 8kV On-Chip Surge Protection Design in xDSL Line Driver IC
Hsu, Sheng-Fu
Jao, Jer-Yuan
2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
[45] Substrate-triggered technique for on-chip ESD protection design in a 0.18-μm salicided CMOS process
Ker, MD
Chen, TY
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) : 1050 - 1057
[46] ESD Protection Design for VBO-based High-speed Multimedia Interface Chip
Li, Xiang
Dong, Shurong
Hu, Tao
2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
[47] A novel on-chip electrostatic discharge (ESD) protection with common discharge line for high-speed CMOS LSI's
Narita, K
Horiguchi, Y
Fujii, T
Nakamura, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) : 1124 - 1130
[48] An unassisted, low trigger-, and high holding-voltage SCR (uSCR) for on-chip ESD-protection applications
Lou, Lifang
Liou, Juin J.
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1120 - 1122
[49] Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-μm salicided CMOS process
Ker, MD
Chuang, CH
Lo, WY
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 361 - 364
[50] Challenges & Physical Insights Into the Design of Fin-Based SCRs and a Novel Fin-SCR for Efficient On-Chip ESD Protection
Paul, Milova
Kumar, B. Sampath
Russ, Christian
Gossner, Harald
Shrivastava, Mayank
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4755 - 4763

← 1 2 3 4 5 →