On-chip ESD protection design for automotive vacuum-fluorescent-display (VFD) driver IC to sustain high ESD stress

被引:5
|
作者
Ker, Ming-Dou [1 ]
Chang, Wei-Jen [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Nanoelect & Gigascae Syst Lab, Hsinchu 300, Taiwan
关键词
electrostatic discharge (ESD); high-voltage p-type silicon-controlled rectifier (HVPSCR); human body model (HBM); machine model (MM); secondary breakdown current (It2); vacuum fluorescent display (VFD);
D O I
10.1109/TDMR.2007.907423
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new electrostatic discharge (ESD) protection structure of high-voltage p-type silicon-controlled rectifier (HVPSCR) that is embedded into a high-voltage p-channel MOS (HVPMOS) device is proposed. to greatly improve the ESD robustness of the vacuum-fluorescent-display (VFD) driver IC for automotive electronics applications. By only adding the additional n+ diffusion into the drain region of HVPMOS, the transmission-line-pulsing-measured secondary breakdown current of the output driver has been greatly improved to be greater than 6 A in a 0.5-mu m high-voltage complementary MOS process. Such ESD-enhanced VFD driver IC, which can sustain human-body-model ESD stress of up to 8 W, has been in mass production for automotive applications in cars without the latchup problem. Moreover, with device widths of 500, 600, and 800 mu m, the machine-model ESD levels of the HVPSCR are as high as 1100, 1300, and 1900 V, respectively.
引用
收藏
页码:438 / 445
页数:8
相关论文
共 50 条
  • [31] Design and analysis of the on-chip ESD protection circuit with a constant input capacitance for high-precision analog applications
    Ker, MD
    Chen, TY
    Wu, CY
    Chang, HH
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 61 - 64
  • [32] The design of high holding voltage SCR for whole-chip ESD protection
    Koo, Yong-Seo
    Lee, Kwang-Yeob
    Kim, Kui-Dong
    Kwon, Jong-Ki
    IEICE ELECTRONICS EXPRESS, 2008, 5 (17): : 624 - 630
  • [33] A novel substrate-triggered ESD protection structure for a Bus Switch IC with on-chip substrate-pump
    Tong, PCF
    Xu, PP
    Chen, WS
    Hui, J
    Liu, PZQ
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1190 - 1193
  • [34] On-chip ESD protection design by using polysilicon diodes in CMOS technology for smart card application
    Wang, TH
    Ker, MD
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 266 - 275
  • [35] Design and analysis of on-chip ESD protection circuit with very low input capacitance for high-precision analog applications
    Ker, MD
    Chen, TY
    Wu, CY
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 32 (03) : 257 - 278
  • [36] Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications
    Ming-Dou Ker
    Tung-Yang Chen
    Chung-Yu Wu
    Analog Integrated Circuits and Signal Processing, 2002, 32 : 257 - 278
  • [37] High-performance 5.2GHz LNA with on-chip inductor to provide ESD protection
    Leroux, P
    Steyaert, M
    ELECTRONICS LETTERS, 2001, 37 (07) : 467 - 469
  • [38] On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology
    Chen, Jie-Ting
    Lin, Chun-Yu
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 3979 - 3985
  • [39] On-Chip Transient Voltage Suppressor Integrated With Silicon-Based Transceiver IC for System-Level ESD Protection
    Chuang, Che-Hao
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) : 5615 - 5621
  • [40] Design and optimization of vertical SiGe thyristors for On-Chip ESD protection (vol 4, pg 586, 2004)
    Joshi, S
    Ida, R
    Rosenbaum, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 155 - 155