A 450 MS/s 10-bit Time-Interleaved Zero-Crossing Based ADC

被引:0
|
作者
Chu, J. [1 ]
Lee, H. -S. [1 ]
机构
[1] MIT, Cambridge, MA 02139 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 450-MS/s 10-bit time-interleaved zero-crossing based pipelined ADC is described. The prototype ADC, fabricated in a 90-nm CMOS process, occupies 1.3 mm(2). A reference pre-charging technique is applied to reduce the voltage ripples on the reference voltages. Gain, offset, and timing calibration is applied to achieve an 8.7 ENOB with a 211 MHz input signal and dissipates 34 mW from a 1.2V supply for a FOM of 182 fJ/step.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] A 10-Bit 200 MS/s Capacitor-Sharing Pipeline ADC
    Tseng, Chien-Jian
    Hsieh, Yi-Chun
    Yang, Ching-Hua
    Chen, Hsin-Shu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2902 - 2910
  • [42] A 150 MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique
    Fan, Xian Ping
    Chan, Pak Kwong
    Chee, Piew Yoong
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05) : 719 - 727
  • [43] A 10-bit 100MS/s Subrange SAR ADC with Time-Domain Quantization
    Du, Ling
    Wu, Shuangyi
    Jiang, Min
    Ning, Ning
    Yu, Qi
    Liu, Yang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 301 - 304
  • [44] A Reconfigurable 8-to-10-bit 20-to-5-GS/s time-interleaved time-domain ADC
    Wei, Jiangbo
    Zhang, Chenghao
    Wang, Xinyu
    Chang, Yuan
    Liu, Maliang
    MICROELECTRONICS JOURNAL, 2023, 138
  • [45] 10B 25 MS/S PIPELINED SAR ADC WITH DUAL-PHASE ZERO-CROSSING DETECTOR
    Yan, Pengcheng
    Song, Yan
    Ran, Peipei
    Geng, Li
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [46] 10-b 100-MS/s two-channel time-interleaved pipelined ADC
    El-Sankary, K.
    Sawan, M.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 217 - 220
  • [47] A 0.014mm2 10-bit 2GS/s Time-Interleaved SAR ADC with Low-Complexity Background Timing Skew Calibration
    Luo, Lei
    Chen, Song
    Zhou, Minchao
    Ye, Tianfeng
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C278 - C279
  • [48] A 10 GS/s time-interleaved ADC in 0.25 micrometer CMOS technology
    Aytar, Oktay
    Tangel, Ali
    Afacan, Engin
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2017, 68 (06): : 415 - 424
  • [49] A 500-MS/s 13-Bit SAR-Assisted Time-Interleaved Digital-Slope ADC
    Fan, Qingjun
    Chen, Jinghong
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [50] A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in 28 nm CMOS
    Buballa, Frowin
    Linnhoff, Sebastian
    Reinhold, Michael
    Gerfers, Friedel
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,