A 450 MS/s 10-bit Time-Interleaved Zero-Crossing Based ADC

被引：0

作者：

Chu, J. ^{[1
]}

Lee, H. -S. ^{[1
]}

机构：

[1] MIT, Cambridge, MA 02139 USA

来源：

2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 450-MS/s 10-bit time-interleaved zero-crossing based pipelined ADC is described. The prototype ADC, fabricated in a 90-nm CMOS process, occupies 1.3 mm(2). A reference pre-charging technique is applied to reduce the voltage ripples on the reference voltages. Gain, offset, and timing calibration is applied to achieve an 8.7 ENOB with a 211 MHz input signal and dissipates 34 mW from a 1.2V supply for a FOM of 182 fJ/step.

引用

页数：4

共 50 条

[21] A 10-bit 10Ms/s Pipeline Cyclic ADC Based on β-Expansion
Mishima, Yuta
Yamada, Toshiki
Uchiyama, Asato
Matsuura, Tatsuji
San, Hao
Hotta, Masao
2015 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2015, : 294 - 298
[22] A 14-Bit 500-MS/s Time-Interleaved ADC With Autocorrelation-Based Time Skew Calibration
Wang, Xiao
Li, Fule
Jia, Wen
Wang, Zhihua
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (03) : 322 - 326
[23] 13-bit 205 MS/s Time-Interleaved Pipelined ADC with Digital Background Calibration
Mohsen, Mohamed
Dessouky, Mohamed
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1727 - 1730
[24] An Efficient 1.4-GS/s 10-bit Timing-Skew-Free Time-Interleaved SAR ADC With a Centralized Sampling Frontend
Huang, Siji
Basak, Debajit
Chen, Yanhang
Huang, Qifeng
Fan, Yifei
Yuan, Jie
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (07) : 1195 - 1204
[25] A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique
Lin, Chin-Yu
Wei, Yen-Hsin
Lee, Tai-Cheng
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (05) : 1508 - 1517
[26] A 10-bit 300 MS/s pipeline ADC with time-domain MDAC
Chen, Hsin-Shu
Tseng, Chien-Jian
Chuang, Yu-Wei
Chang, Chun-Wei
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 108 (02) : 241 - 252
[27] A 10-bit 300 MS/s pipeline ADC with time-domain MDAC
Hsin-Shu Chen
Chien-Jian Tseng
Yu-Wei Chuang
Chun-Wei Chang
Analog Integrated Circuits and Signal Processing, 2021, 108 : 241 - 252
[28] A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/Bluetooth receiver
Xia, B
Valdes-Garcia, A
Sánchez-Sinencio, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 530 - 539
[29] A 14-bit 200-MS/s time-interleaved ADC with sample-time error calibration
Zhang Yiwen
Chen Chixiao
Yu Bei
Ye Fan
Ren Junyan
JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
[30] A 10-bit 10 MS/s SAR ADC with the Reduced Capacitance DAC
Kuo, Hsuan-Lun
Lu, Chih-Wen
Lin, Shuw-Guann
Chang, Da-Chiang
2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,

← 1 2 3 4 5 →