A Study of an Infrastructure for Research and Development of Many-Core Processors

被引:2
|
作者
Uehara, Koh [1 ]
Sato, Shimpei [1 ]
Miyoshi, Takefumi [1 ]
Kise, Kenji [1 ]
机构
[1] Tokyo Inst Technol, Grad Sch Informat Sci & Engn, Tokyo, Japan
关键词
D O I
10.1109/PDCAT.2009.77
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core processors which have thousands of cores on a chip will be realized. We developed an infrastructure which accelerates the research and development of such many-core processors. This paper describes three main elements provided by our infrastructure. The first element is the definition of simple many-core processor architecture called M-Core. The second is SimMc, a software simulator of M-Core. The third is the software library MClib which helps the development of application programs for M-Core. The simulation speed of SimMc and the parallelization efficiency of M-Core are evaluated using some benchmark programs. We show that our infrastructure accelerates the research and development of many-core processors.
引用
收藏
页码:414 / 419
页数:6
相关论文
共 50 条
  • [41] Scaling and optimizing the Gysela code on a cluster of many-core processors
    Latu, Guillaume
    Asahi, Yuuichi
    Bigot, Julien
    Feher, Tamas
    Grandgirard, Virginie
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 466 - 473
  • [42] Adapting The Hyper-Ring Interconnect for Many-Core Processors
    Sibai, Fadi N.
    PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, 2008, : 649 - 654
  • [43] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [44] Optimization of scan algorithms on multi- and many-core processors
    Sun, Qiao
    Yang, Chao
    2014 21st International Conference on High Performance Computing, HiPC 2014, 2014,
  • [45] Scaling the Performance of Network Intrusion Detection with Many-core Processors
    Nam, Jaehyun
    Jamshed, Muhammad
    Choi, Byungkwon
    Han, Dongsu
    Park, KyoungSoo
    ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS, 2015, : 191 - 192
  • [46] Optimization of the Load Balancing Policy for Tiled Many-Core Processors
    Liu, Ye
    Kato, Shinpei
    Edahiro, Masato
    IEEE ACCESS, 2019, 7 : 10176 - 10188
  • [47] THERMAL-AWARE POWER MIGRATION IN MANY-CORE PROCESSORS
    Raghu, Avinash
    Karajgikar, Saket
    Agonafer, Dereje
    Sammakia, Bahgat
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 397 - 404
  • [48] Query Processing on Low-Energy Many-Core Processors
    Ungethuem, Annett
    Habich, Dirk
    Karnagel, Tomas
    Lehner, Wolfgang
    Asmussen, Nils
    Voelp, Marcus
    Noethen, Benedikt
    Fettweis, Gerhard
    2015 13TH IEEE INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDEW), 2015, : 155 - 160
  • [49] Accelerating the Calculation of Friedman Test Tables on Many-Core Processors
    Irigaray, Diego
    Dufrechou, Ernesto
    Pedemonte, Martin
    Ezzatti, Pablo
    Lopez-Vazquez, Carlos
    HIGH PERFORMANCE COMPUTING, CARLA 2019, 2020, 1087 : 122 - 135
  • [50] Parallelization and sustainability of distributed genetic algorithms on many-core processors
    Sato, Yuji
    Sato, Mikiko
    INTERNATIONAL JOURNAL OF INTELLIGENT COMPUTING AND CYBERNETICS, 2014, 7 (01) : 2 - 23