Scaling the Performance of Network Intrusion Detection with Many-core Processors

被引：0
|
作者：
Nam, Jaehyun [1 ]
Jamshed, Muhammad [2 ]
Choi, Byungkwon [2 ]
Han, Dongsu [2 ]
Park, KyoungSoo [2 ]
机构：
[1] Korea Adv Inst Sci & Technol, Grad Sch Informat Secur, Daejeon, South Korea
[2] Korea Adv Inst Sci & Technol, Dept Elect Engn, Daejeon, South Korea
来源：
ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS | 2015年
关键词：
many-core; network intrusion detection system; parallel; offloading;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this work, we present a highly scalable network intrusion detection system on many-core processors. To maximize the NIDS performance, we take advantage of the underlying hardware and adhere to four design principles: shared-nothing architecture, computation offloading, lightweight data structure, and flow offloading. Through the experimental results, we find that our design choices can significantly improve the NIDS performance (79 Gbps with 1514B synthetic packets). We believe that our design decisions can be easily extended to other many-core processors and programmable NICs.
引用
收藏
页码：191 / 192
页数：2
相关论文
共 50 条
  • [1] Scalable High-Performance Parallel Design for Network Intrusion Detection Systems on Many-Core Processors
    Jiang, Haiyang
    Zhang, Guangxing
    Xie, Gaogang
    Salamatian, Kave
    Mathy, Laurent
    [J]. 2013 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS), 2013, : 137 - 146
  • [2] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [3] Scaling and optimizing the Gysela code on a cluster of many-core processors
    Latu, Guillaume
    Asahi, Yuuichi
    Bigot, Julien
    Feher, Tamas
    Grandgirard, Virginie
    [J]. 2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 466 - 473
  • [4] A new power efficient high performance interconnection network for many-core processors
    Al Faisal, Faiz
    Rahman, M. M. Hafizur
    Inoguchi, Yasushi
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 101 : 92 - 102
  • [5] Performance of Graph Analytics Applications on Many-Core Processors
    Wise, Jenna
    Lederman, Emily
    Kumar, Manoj
    Pattnaik, Pratap
    [J]. 2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [6] STEAL: Service Time-Aware Load Balancer on Many-Core Processors for Fast Intrusion Detection
    Choi, Yoon-Ho
    Park, WooJin
    Choi, SeokHwan
    Seo, Seung-Woo
    [J]. 2016 IEEE CONFERENCE ON COMPUTER COMMUNICATIONS WORKSHOPS (INFOCOM WKSHPS), 2016,
  • [7] Greening of Many-Core Processors in Network-Optimized Computing
    Inoue, Hiroaki
    Ishizaka, Kazuhisa
    Sakai, Junji
    [J]. 2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [8] Hardware Acceleration of Online Error Detection in Many-Core Processors
    Kamran, Arezoo
    Navabi, Zainalabedin
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2015, 38 (02): : 143 - 153
  • [9] Economic models for many-core processors
    Kumar, Rakesh
    [J]. DR DOBBS JOURNAL, 2008, 33 (03): : 10 - 10
  • [10] Latency Analysis of Network-On-Chip based Many-Core Processors
    Kumar, Sunil
    Lipari, Giuseppe
    [J]. 2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 432 - 439
12345