共 50 条
- [41] The Application of Through Silicon Vias (or TSVs) for High Power and Temperature Devices 2014 IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2014, : 1270 - 1278
- [42] Identification of Defective TSVs in Pre-Bond Testing of 3D ICs 2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 187 - 194
- [43] Power Integrity Optimization of 3D Chips Stacked Through TSVs ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 105 - 108
- [44] Design and Manufacture of Noble Probe Card for Testing 3D ICs with TSVs PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 619 - 624
- [45] A 10nm FinFET 2.8GHz Tri-Gear Deca-Core CPU Complex with Optimized Power-Delivery Network for Mobile SoC Performance 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 56 - 56
- [47] Oscillation-based Technique for Post-Bond Parallel Testing and Diagnosis of Multiple TSVs 2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
- [48] Faulty TSVs Identification in 3D IC Using Pre-bond Testing VLSI DESIGN AND TEST, 2017, 711 : 805 - 812
- [49] Modeling and Impedance Analysis of Power Distribution Network in 3D ICs with TSVs 2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017, : 321 - 326
- [50] Identification of Faulty TSVs in 3D IC during Pre-bond Testing 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 109 - 114