Testing Power-Delivery TSVs

被引:0
|
作者
Li, Hua-Xuan [1 ]
Fu, Hua-Cheng [1 ]
Huang, Shi-Yu [1 ]
Jiang, Jin-Cheng [2 ]
Kwai, Ding-Ming [3 ]
Chou, Yung-Fa [3 ]
机构
[1] Natl Tsing Hua Univ, EE Dept, Hsinchu 30013, Taiwan
[2] Natl Tsing Hua Univ, Math Dept, Hsinchu 30013, Taiwan
[3] Ind Technol Res Inst, ICL, Hsinchu, Taiwan
关键词
TSV; power delivery; Defect; Ring Oscillator; Voltage-Drop; Monitoring;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many TSVs in a 3D IC are not used for signal transmission but for power delivery. Techniques needed to detect them have not been studied in-depth in the literature. In this paper, we present a test method for power-delivery TSVs, by embedding ring-oscillator (RO) based monitors (in a scalable architecture) to detect if there is any excessive voltage-drop at the end of any TSV during a manufacturing test session. One key feature as opposed to previous RO-based methods is that our approach is able to detect the worst-case dynamic voltage-drop (occurring in a very short period of time such as 1ns), rather than just the average voltage-drop over a long period of time. This is essential in order to detect small defects inside the power delivery network. These defects, if not detected, could set off a transient timing failure when the IC is operated in a system.
引用
收藏
页码:127 / 131
页数:5
相关论文
共 50 条
  • [41] The Application of Through Silicon Vias (or TSVs) for High Power and Temperature Devices
    Ranade, Ajinkya P.
    Havens, Ross
    Srihari, Krishnaswami
    2014 IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2014, : 1270 - 1278
  • [42] Identification of Defective TSVs in Pre-Bond Testing of 3D ICs
    Noia, Brandon
    Chakrabarty, Krishnendu
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 187 - 194
  • [43] Power Integrity Optimization of 3D Chips Stacked Through TSVs
    Ahmad, Waqar
    Zheng, Li-Rong
    Weeraseker, Roshan
    Chen, Qiang
    Weldezion, Awet Yemane
    Tenhunen, Hannu
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 105 - 108
  • [44] Design and Manufacture of Noble Probe Card for Testing 3D ICs with TSVs
    Kimoto, G.
    Kakinuma, T.
    Doji, K.
    Denda, N.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 619 - 624
  • [45] A 10nm FinFET 2.8GHz Tri-Gear Deca-Core CPU Complex with Optimized Power-Delivery Network for Mobile SoC Performance
    Mair, Hugh
    Wang, Ericbill
    Wang, Alice
    Kao, Ping
    Tsai, Yuwen
    Gururajarao, Sumanth
    Lagerquist, Rolf
    Son, Jin
    Gammie, Gordon
    Lin, Gordon
    Thippana, Achuta
    Li, Kent
    Rahman, Manzur
    Kuo, Wuan
    Yen, David
    Zhuang, Yi-Chang
    Fu, Ue
    Wang, Hung-Wei
    Peng, Mark
    Wu, Cheng-Yuh
    Dosluoglu, Taner
    Gelman, Anatoly
    Dia, Daniel
    Gurumurthy, Girishankar
    Hsieh, Tony
    Lin, W. X.
    Tzeng, Ray
    Wu, Jengding
    Wang, C. H.
    Ko, Uming
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 56 - 56
  • [46] Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing
    Kandalaft, Nabeeh
    Rashidzadeh, Rashid
    Ahmadi, Majid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 538 - 546
  • [47] Oscillation-based Technique for Post-Bond Parallel Testing and Diagnosis of Multiple TSVs
    Papadopoulos, Stylianos-Georgios
    Gerakis, Vasileios
    Tsiatouhas, Yiorgos
    Hatzopoulos, Alkis
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [48] Faulty TSVs Identification in 3D IC Using Pre-bond Testing
    Maity, Dilip Kumar
    Roy, Surajit Kumar
    Giri, Chandan
    VLSI DESIGN AND TEST, 2017, 711 : 805 - 812
  • [49] Modeling and Impedance Analysis of Power Distribution Network in 3D ICs with TSVs
    Zhang, Wei
    Yan, Zhaowen
    Wu, Chunyu
    Wang, Jianwei
    2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017, : 321 - 326
  • [50] Identification of Faulty TSVs in 3D IC during Pre-bond Testing
    Maity, Dilip Kumar
    Roy, Surajit Kumar
    Giri, Chandan
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 109 - 114