A time and storage optimized hardware design for context-based adaptive binary arithmetic decoding in H.264/AVC

被引：0
|
作者：
Zheng, Yan [1 ]
Zheng, Shibao [1 ]
Huang, Zhonghua [1 ]
Zhao, Ziliang [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Inst Image Image Commun & Informat Proc, Shanghai 200240, Peoples R China
来源：
2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5 | 2007年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper proposes a hardware architecture for Context-based Adaptive Binary Arithmetic Code (CABAC) decoding in H.264/AVC. The proposed architecture takes both bin decoding efficiency and control efficiency into account. This architecture improves time and storage efficiency by taking full use of the new found characters of Syntax Elements (SEs). In this architecture, two controllers are designed to decode SEs. One is the main controller, and the other is the sub controller, which controls the decoding of residual block SEs. The parallel working mode of the two controller improves the time-consuming performance of the system. Experimental result shows that our design is quite rich for main profile CIF video stream at 30fps.
引用
收藏
页码：1567 / 1570
页数：4
相关论文
共 50 条
  • [41] Hardware Implementation for a New Design of the VBSME Used in H.264/AVC
    Yahi, Amira
    Toumi, Salah
    Messaoudi, Kamel
    Bourennane, El Bey
    2014 INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2014, : 658 - 662
  • [42] An Effective Approach for Hardware Design of Intra Prediction in H.264/AVC
    Zheng, Jianwei
    Xu, Chunhang
    Guo, Jiefeng
    2012 INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2012,
  • [43] Hardware architecture design for H.264/AVC intra frame coder
    Huang, YW
    Hsieh, BY
    Chen, TC
    Chen, LG
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 269 - 272
  • [44] Hardware-assisted Syntax Decoding Model for Software AVC/H.264 Decoders
    Wu, Ming-Ju
    Chen, Yi-Tseng
    Tsai, Chun-Jen
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1233 - 1236
  • [45] Adaptive Computationally Scalable Motion Estimation for the Hardware H.264/AVC Encoder
    Pastuszak, Grzegorz
    Jakubowski, Mariusz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (05) : 802 - 812
  • [46] Parallelization of context-based adaptive binary arithmetic coders
    Lin, Jian-Hung
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (10) : 3702 - 3711
  • [47] A LOW COST CONTEXT ADAPTIVE ARITHMETIC CODER FOR H.264/MPEG-4 AVC VIDEO CODING
    Chen, Iian-Long
    Lin, Yu-Kun
    Chang, Tian-Sheuan
    2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3, 2007, : 105 - +
  • [48] VLSI Implementation of CAVLC Decoder with Power Optimized for H.264/AVC Video Decoding
    Chen Guanghua
    Liu Ming
    Zhu Jingming
    Ma Shiwei
    Zeng Weimin
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 422 - +
  • [49] A High-Throughput Binary Arithmetic Coding Architecture for H.264/AVC CABAC
    Liu, Yizhong
    Song, Tian
    Shimamoto, Takashi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (09) : 1594 - 1604
  • [50] Efficient hardware architecture for motion estimation based on AVC/H.264
    Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China
    Gaojishu Tongxin, 2006, 10 (1001-1005):
12345