Endurance-aware RRAM-based Reconfigurable Architecture using TCAM Arrays

被引:3
|
作者
Cardoso de Lima, Joao Paulo [1 ]
Brandalero, Marcelo [2 ]
Carro, Luigi [1 ]
机构
[1] Fed Univ Rio Grande do Sul UFRGS, Informat Inst, Porto Alegre, RS, Brazil
[2] Brandenburg Univ Technol B TU, Chair Comp Engn, Cottbus, Germany
基金
欧盟地平线“2020”;
关键词
Resistive RAM; Reconfigurable architectures; Associative memory; Pattern matching; MEMORY; PERFORMANCE;
D O I
10.1109/FPL50879.2020.00018
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-Programmable Gate Arrays (FPGAs) have enabled the acceleration of important applications in the networking, cloud, and artificial intelligence domains while providing a flexible fabric that can be reprogrammed on demand. Still, the high static power dissipation of FPGAs driven by Static Random Access Memories (SRAMs) leads them to energy consumption levels that may be unacceptable for several application domains. Reconfigurable fabrics with emerging Resistive RAM (RRAM) technologies have been considered as one of the most promising solutions to address these energy issues of current FPGAs. However, the low endurance and the high variability of these emerging devices present a threat to the demands for reconfiguration cycles of current applications, pushing for novel architectures and design strategies techniques for improving the device's lifetime. To address these challenges, we propose a novel reconfigurable architecture targeting classes of applications that require high flexibility in the field. More specifically, we introduce a reconfigurable architecture based on Ternary Content-Addressable Memories (TCAMs) that meets a double mission: to accelerate and tolerate endurance and variation issues supported by a CAD tool that foresees the reuse of data configuration, allowing for an increased endurance in the field. We present the potential of the proposed architecture and its synthesis flow for processing Regular Expression Matching (REM), widely used in network intrusion detection systems. The results show that the performance can achieve up to 32Gbps throughput at 0.89W, while improving the device's lifetime by two orders of magnitude.
引用
收藏
页码:40 / 46
页数:7
相关论文
共 50 条
  • [1] A Novel RRAM-Based TCAM Search Array
    Wang, Zhen
    Li, Pengtao
    Wang, Zijian
    Xing, Shengpeng
    Fan, Xuemeng
    Zhang, Yishu
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [2] RRAM-based Reconfigurable In-Memory Computing Architecture with Hybrid Routing
    Zha, Yue
    Li, Jing
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 527 - 532
  • [3] FPGA-RR: An Enhanced FPGA Architecture with RRAM-Based Reconfigurable Interconnects
    Cong, Jason
    Xiao, Bingjun
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 268 - 268
  • [4] A Lightweight Reconfigurable RRAM-based PUF for Highly Secure Applications
    Hajri, Basma
    Mansour, Mohammad M.
    Chehab, Ali
    Aziza, Hassen
    2020 33RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2020,
  • [5] An Almost Fully RRAM-Based LUT Design for Reconfigurable Circuits
    Grothe, Philipp
    Mulhem, Saleh
    Berekovic, Mladen
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 322 - 337
  • [6] SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture using RRAM Compact Model
    Puglisi, Francesco Maria
    Zanotti, Tommaso
    Pavan, Paolo
    49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 130 - 133
  • [7] Parasitic Resistance Effect Analysis in RRAM-based TCAM for Memory Augmented Neural Networks
    Liao, Yan
    Gao, Bin
    Zhang, Wenqiang
    Yao, Peng
    Li, Xinyi
    Tang, Jianshi
    Li, Zhen
    Cui, Shuguang
    Wu, Huaqiang
    Qian, He
    2020 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2020), 2020, : 127 - 130
  • [8] Variability-Aware Design of RRAM-Based Analog CAMs
    Bazzi, Jinane
    Sweidan, Jana
    Fouda, Mohammed E.
    Kanj, Rouwaida
    Eltawil, Ahmed M.
    IEEE ACCESS, 2024, 12 : 55859 - 55873
  • [9] RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures
    Tuli, Shikhar
    Rios, Marco
    Levisse, Alexandre
    Atienza, David
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 181 - 186
  • [10] 28 nm RRAM-based reconfigurable true random number generator
    Song C.
    Zheng C.
    Chen C.
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2024, 58 (07): : 1516 - 1523