Endurance-aware RRAM-based Reconfigurable Architecture using TCAM Arrays

被引:3
|
作者
Cardoso de Lima, Joao Paulo [1 ]
Brandalero, Marcelo [2 ]
Carro, Luigi [1 ]
机构
[1] Fed Univ Rio Grande do Sul UFRGS, Informat Inst, Porto Alegre, RS, Brazil
[2] Brandenburg Univ Technol B TU, Chair Comp Engn, Cottbus, Germany
基金
欧盟地平线“2020”;
关键词
Resistive RAM; Reconfigurable architectures; Associative memory; Pattern matching; MEMORY; PERFORMANCE;
D O I
10.1109/FPL50879.2020.00018
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-Programmable Gate Arrays (FPGAs) have enabled the acceleration of important applications in the networking, cloud, and artificial intelligence domains while providing a flexible fabric that can be reprogrammed on demand. Still, the high static power dissipation of FPGAs driven by Static Random Access Memories (SRAMs) leads them to energy consumption levels that may be unacceptable for several application domains. Reconfigurable fabrics with emerging Resistive RAM (RRAM) technologies have been considered as one of the most promising solutions to address these energy issues of current FPGAs. However, the low endurance and the high variability of these emerging devices present a threat to the demands for reconfiguration cycles of current applications, pushing for novel architectures and design strategies techniques for improving the device's lifetime. To address these challenges, we propose a novel reconfigurable architecture targeting classes of applications that require high flexibility in the field. More specifically, we introduce a reconfigurable architecture based on Ternary Content-Addressable Memories (TCAMs) that meets a double mission: to accelerate and tolerate endurance and variation issues supported by a CAD tool that foresees the reuse of data configuration, allowing for an increased endurance in the field. We present the potential of the proposed architecture and its synthesis flow for processing Regular Expression Matching (REM), widely used in network intrusion detection systems. The results show that the performance can achieve up to 32Gbps throughput at 0.89W, while improving the device's lifetime by two orders of magnitude.
引用
收藏
页码:40 / 46
页数:7
相关论文
共 50 条
  • [21] TIME: A Training-in-Memory Architecture for RRAM-Based Deep Neural Networks
    Cheng, Ming
    Xia, Lixue
    Zhu, Zhenhua
    Cai, Yi
    Xie, Yuan
    Wang, Yu
    Yang, Huazhong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (05) : 834 - 847
  • [22] MINT: Mixed-precision RRAM-based IN-memory Training Architecture
    Jiang, Hongwu
    Huang, Shanshi
    Peng, Xiaochen
    Yu, Shimeng
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [23] Saving Energy of RRAM-Based Neural Accelerator Through State-Aware Computing
    He, Yintao
    Wang, Ying
    Li, Huawei
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 2115 - 2127
  • [24] RRAM-based parallel computing architecture using k-nearest neighbor classification for pattern recognition
    Jiang, Yuning
    Kang, Jinfeng
    Wang, Xinan
    SCIENTIFIC REPORTS, 2017, 7
  • [25] RRAM-based parallel computing architecture using k-nearest neighbor classification for pattern recognition
    Yuning Jiang
    Jinfeng Kang
    Xinan Wang
    Scientific Reports, 7
  • [26] FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects
    Cong, Jason
    Xiao, Bingjun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 864 - 877
  • [27] Power- and Endurance-Aware Neural Network Training in NVM-Based Platforms
    Meng, Fanruo
    Xue, Yuan
    Yang, Chengmo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2709 - 2719
  • [28] Endurance-Aware Compiler for 3-D Stackable FeRAM as Global Buffer in TPU-Like Architecture
    Luo, Yuan-Chun
    Lu, Anni
    Luo, Yandong
    Chang, Sou-Chi
    Avci, Uygar
    Yu, Shimeng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (09) : 1696 - 1703
  • [29] Reconfigurable parallelized TCAM architecture based on enhanced static memory cell
    Sakthi, K.
    Kumar, P. Nirmal
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 76
  • [30] Endurance-Aware Security Enhancement in Non-Volatile Memories Using Compression and Selective Encryption
    Jalili, Majid
    Sarbazi-Azad, Hamid
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (07) : 1132 - 1144