Endurance-aware RRAM-based Reconfigurable Architecture using TCAM Arrays

被引:3
|
作者
Cardoso de Lima, Joao Paulo [1 ]
Brandalero, Marcelo [2 ]
Carro, Luigi [1 ]
机构
[1] Fed Univ Rio Grande do Sul UFRGS, Informat Inst, Porto Alegre, RS, Brazil
[2] Brandenburg Univ Technol B TU, Chair Comp Engn, Cottbus, Germany
基金
欧盟地平线“2020”;
关键词
Resistive RAM; Reconfigurable architectures; Associative memory; Pattern matching; MEMORY; PERFORMANCE;
D O I
10.1109/FPL50879.2020.00018
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-Programmable Gate Arrays (FPGAs) have enabled the acceleration of important applications in the networking, cloud, and artificial intelligence domains while providing a flexible fabric that can be reprogrammed on demand. Still, the high static power dissipation of FPGAs driven by Static Random Access Memories (SRAMs) leads them to energy consumption levels that may be unacceptable for several application domains. Reconfigurable fabrics with emerging Resistive RAM (RRAM) technologies have been considered as one of the most promising solutions to address these energy issues of current FPGAs. However, the low endurance and the high variability of these emerging devices present a threat to the demands for reconfiguration cycles of current applications, pushing for novel architectures and design strategies techniques for improving the device's lifetime. To address these challenges, we propose a novel reconfigurable architecture targeting classes of applications that require high flexibility in the field. More specifically, we introduce a reconfigurable architecture based on Ternary Content-Addressable Memories (TCAMs) that meets a double mission: to accelerate and tolerate endurance and variation issues supported by a CAD tool that foresees the reuse of data configuration, allowing for an increased endurance in the field. We present the potential of the proposed architecture and its synthesis flow for processing Regular Expression Matching (REM), widely used in network intrusion detection systems. The results show that the performance can achieve up to 32Gbps throughput at 0.89W, while improving the device's lifetime by two orders of magnitude.
引用
收藏
页码:40 / 46
页数:7
相关论文
共 50 条
  • [31] Fused RRAM-Based Shift-Add Architecture for Efficient Hyperdimensional Computing Paradigm
    Halawani, Yasmin
    Hassan, Eman
    Mohammad, Baker
    Saleh, Hani
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 179 - 182
  • [32] An RRAM-Based Computing-in-Memory Architecture and Its Application in Accelerating Transformer Inference
    Lu, Zhaojun
    Wang, Xueyan
    Arafin, Md Tanvir
    Yang, Haoxiang
    Liu, Zhenglin
    Zhang, Jiliang
    Qu, Gang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 485 - 496
  • [33] Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System
    Woo, Jiyong
    Yu, Shimeng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (09) : 2205 - 2212
  • [34] A Flexible and Reliable RRAM-Based In-Memory Computing Architecture for Data-Intensive Applications
    Eslami, Nima
    Moaiyeri, Mohammad Hossein
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (03) : 736 - 748
  • [35] RRAM-Based Binary Neural Networks Using Back-Propagation Learning
    Jiang, Yuning
    Yang, Yunfan
    Zhou, Zheng
    Xiang, Yachen
    Huang, Peng
    Kang, Jinfeng
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1252 - 1254
  • [36] Endurance-Aware Circuit Designs of Nonvolatile Logic and Nonvolatile SRAM Using Resistive Memory (Memristor) Device
    Chang, Meng-Fan
    Chuang, Ching-Hao
    Chen, Min-Ping
    Chen, Lai-Fu
    Yamauchi, Hiroyuki
    Chiu, Pi-Feng
    Sheu, Shyh-Shyuan
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 329 - 334
  • [37] Compensation Architecture to Alleviate Noise Effects in RRAM-based Computing-in-memory Chips with Residual Resource
    Zhao, Xiaoqing
    Liu, Longjun
    Liu, Yuyi
    Gao, Bin
    Sun, Hongbin
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [38] Endurance-aware Clustering-based Mining Algorithm for Non-volatile Phase-change Memory
    Yang, Ming-Chang
    Tu, Cheng-Chin
    Chang, Yuan-Hao
    Suei, Pei-Lun
    Kuo, Tei-Wei
    2014 IEEE 3RD GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2014, : 719 - 720
  • [39] A Behavior-Level Simulation Framework for RRAM-Based Deep Learning Accelerators with Flexible Architecture Configurations
    Kao, Hsu-Yu
    Huang, Shih-Hsu
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 166 - 169
  • [40] NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support
    Cao, Weidong
    He, Xin
    Chakrabarti, Ayan
    Zhang, Xuan
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1477 - 1482