Optimizing Motion Estimation with an ReRAM-Based PIM Architecture

被引:0
|
作者
Liu, Bing [1 ]
Shen, Zhaoyan [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
机构
[1] Shandong Univ, Binhai Rd 72, Qingdao, Peoples R China
关键词
Processing-in-Memory; Motion estimation; ReRAM;
D O I
10.1007/978-3-030-59016-1_24
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Motion estimation (ME) is an HEVC process for determining motion vectors that describe the blocks transformation direction from one frame to a future adjacent frame in a video sequence. ME is a memory and computationally intensive process which consumes more than 50% of the total running time of HEVC. To remedy the memory and computation challenges, in this paper, we present ReME, a highly paralleled Processing-In-Memory accelerator for ME based on ReRAM. In ReME, the space of ReRAM is separated into storage engine and ME processing engine. The storage engine acts as the conventional memory to store video frames and intermediate data while the processing engine is for ME computation. Each ME processing engine in ReME consists of a SAD (Sum of Absolute Differences) model, an interpolation model, and a SATD (Sum of Absolute Transformed Difference) model that transfer ME functions into ReRAM-based logic analog computation units. ReME further cooperates these basic computation units to perform ME processes in a highly parallel manner. Simulation results show that the proposed ReME accelerator significantly outperforms other implementations with time consuming and energy saving.
引用
收藏
页码:285 / 297
页数:13
相关论文
共 50 条
  • [41] Design Exploration of ReRAM-Based Crossbar for Al Inference
    Halawani, Yasmin
    Mohammad, Baker
    Saleh, Hani
    IEEE ACCESS, 2021, 9 : 70430 - 70442
  • [42] A Novel ReRAM-Based Architecture of Field Sequential Color Driver for High-Resolution LCoS Displays
    Han, Youngsun
    Kim, Dongmin
    Kim, Yongtae
    IEEE ACCESS, 2020, 8 : 223385 - 223395
  • [43] ERA-BS: Boosting the Efficiency of ReRAM-Based PIM Accelerator With Fine-Grained Bit-Level Sparsity
    Liu, Fangxin
    Zhao, Wenbo
    Wang, Zongwu
    Chen, Yongbiao
    Liang, Xiaoyao
    Jiang, Li
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (09) : 2320 - 2334
  • [44] ARCHER: a ReRAM-based accelerator for compressed recommendation systems
    Shen, Xinyang
    Liao, Xiaofei
    Zheng, Long
    Huang, Yu
    Chen, Dan
    Jin, Hai
    FRONTIERS OF COMPUTER SCIENCE, 2024, 18 (05)
  • [45] ARCHER: a ReRAM-based accelerator for compressed recommendation systems
    Xinyang Shen
    Xiaofei Liao
    Long Zheng
    Yu Huang
    Dan Chen
    Hai Jin
    Frontiers of Computer Science, 2024, 18
  • [46] ReRAM-Based Intrinsically Secure Memory: A Feasibility Analysis
    Olexa, Nicholas
    Jha, Rashmi
    Mandal, Soumyajit
    Bhunia, Swamp
    PROCEEDINGS OF THE 2019 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2019, : 218 - 225
  • [47] Attacking ReRAM-based Architectures using Repeated Writes
    Joardar, Biresh Kumar
    Chakrabarty, Krishnendu
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [48] Reliable ReRAM-based Logic Operations for Computing in Memory
    Moreau, Mathieu
    Muhr, Eloi
    Bocquet, Marc
    Aziza, Hassen
    Portal, Jean-Michel
    Giraud, Bastien
    Noel, Jean-Philippe
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 192 - 195
  • [49] RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation
    Li, Ziru
    Li, Bing
    Fan, Zichen
    Li, Hai
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4736 - 4747
  • [50] ReQUSA: a novel ReRAM-based hardware accelerator architecture for high-speed quantum computer simulation
    Lee, Sanghyeon
    Hour, Leanghok
    Kim, Yongtae
    Han, Youngsun
    PHYSICA SCRIPTA, 2024, 99 (03)