Reliable ReRAM-based Logic Operations for Computing in Memory

被引:0
|
作者
Moreau, Mathieu [1 ]
Muhr, Eloi [1 ]
Bocquet, Marc [1 ]
Aziza, Hassen [1 ]
Portal, Jean-Michel [1 ]
Giraud, Bastien [2 ]
Noel, Jean-Philippe [2 ]
机构
[1] Aix Marseille Univ, Univ Toulon, CNRS, IM2NP, Marseille, France
[2] Univ Grenoble Alpes, CEA Leti, Grenoble, France
关键词
ReRAM; memory array; Computing in Memory (CiM); Processing in Memory (PiM); Logic in Memory (LiM); SWITCHES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The development of non-conventional Von-Neumann architectures becomes essential for breakthrough computing in Internet of Things (IoT) devices. The main objective for IoT application is to lower as much as possible the power consumption to promote autonomy. The key to solve this challenge is to reduce the data transfer between memory and computing unit. As emerging non-volatile memories and especially resistive switching technologies (ReRAM) can today be co-integrated with CMOS on hybrid process, we propose in this paper to develop bitwise logic operations inside and close to the memory array. Using two transistors -one ReRAM (2T1R) memory cell architecture with differential approach to enhanced read reliability, we can perform logic operations without impacting the global memory architecture. Thanks to parallel data sensing, the structure enables fast computation of any bitwise logic operations (ID, AND, OR, XOR in their natural or complementary form) with high reliability, promoting the computing in memory (CiM) concept.
引用
收藏
页码:192 / 195
页数:4
相关论文
共 50 条
  • [1] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [2] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [3] ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory
    Li, Huize
    Jin, Hai
    Zheng, Long
    Liao, Xiaofei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 4030 - 4041
  • [4] ReRAM-based Ratioed Combinational Circuit Design: a Solution for in-Memory Computing
    Fernandez, Carlos
    Vourkas, Ioannis
    2020 9TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2020,
  • [5] ReRAM-based Synaptic Device for Neuromorphic Computing
    Jang, Jun-Woo
    Park, Sangsu
    Jeong, Yoon-Ha
    Hwang, Hyunsang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1054 - 1057
  • [6] ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications
    Halawani, Yasmin
    Mohammad, Baker
    Abu Lebdeh, Muath
    Al-Qutayri, Mahmoud
    Al-Sarawi, Said E.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (02) : 388 - 397
  • [7] Go Unary: A Novel Synapse Coding and Mapping Scheme for Reliable ReRAM-based Neuromorphic Computing
    Ma, Chang
    Sun, Yanan
    Qian, Weikang
    Meng, Ziqi
    Yang, Rui
    Jiang, Li
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1432 - 1437
  • [8] GRAM: Graph Processing in a ReRAM-based Computational Memory
    Zhou, Minxuan
    Imani, Mohsen
    Gupta, Saransh
    Kim, Yeseong
    Rosing, Tajana
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 591 - 596
  • [9] On the Design and Development of a ReRAM-based Computational Memory Prototype
    Fernandez, Carlos
    Vourkas, Ioannis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [10] ReRAM-Based Intrinsically Secure Memory: A Feasibility Analysis
    Olexa, Nicholas
    Jha, Rashmi
    Mandal, Soumyajit
    Bhunia, Swamp
    PROCEEDINGS OF THE 2019 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2019, : 218 - 225