Optimizing Motion Estimation with an ReRAM-Based PIM Architecture

被引:0
|
作者
Liu, Bing [1 ]
Shen, Zhaoyan [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
机构
[1] Shandong Univ, Binhai Rd 72, Qingdao, Peoples R China
关键词
Processing-in-Memory; Motion estimation; ReRAM;
D O I
10.1007/978-3-030-59016-1_24
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Motion estimation (ME) is an HEVC process for determining motion vectors that describe the blocks transformation direction from one frame to a future adjacent frame in a video sequence. ME is a memory and computationally intensive process which consumes more than 50% of the total running time of HEVC. To remedy the memory and computation challenges, in this paper, we present ReME, a highly paralleled Processing-In-Memory accelerator for ME based on ReRAM. In ReME, the space of ReRAM is separated into storage engine and ME processing engine. The storage engine acts as the conventional memory to store video frames and intermediate data while the processing engine is for ME computation. Each ME processing engine in ReME consists of a SAD (Sum of Absolute Differences) model, an interpolation model, and a SATD (Sum of Absolute Transformed Difference) model that transfer ME functions into ReRAM-based logic analog computation units. ReME further cooperates these basic computation units to perform ME processes in a highly parallel manner. Simulation results show that the proposed ReME accelerator significantly outperforms other implementations with time consuming and energy saving.
引用
收藏
页码:285 / 297
页数:13
相关论文
共 50 条
  • [31] ReRAM-based Synaptic Device for Neuromorphic Computing
    Jang, Jun-Woo
    Park, Sangsu
    Jeong, Yoon-Ha
    Hwang, Hyunsang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1054 - 1057
  • [32] SRA: A Secure ReRAM-Based DNN Accelerator
    Zhao, Lei
    Zhang, Youtao
    Yang, Jun
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 355 - 360
  • [33] An efficient PIM (processor-in-memory) architecture for motion estimation
    Kang, JY
    Gupta, S
    Shah, S
    Gaudiot, JL
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 282 - 292
  • [34] Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture
    Zokaee, Farzaneh
    Zhang, Mingzhe
    Ye, Xiaochun
    Fan, Dongrui
    Jiang, Lei
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [35] ERA-LSTM: An Efficient ReRAM-Based Architecture for Long Short-Term Memory
    Han, Jianhui
    Liu, He
    Wang, Mingyu
    Li, Zhaolin
    Zhang, Youhui
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (06) : 1328 - 1342
  • [36] 3A-ReRAM: Adaptive Activation Accumulation in ReRAM-Based CNN Accelerator
    Zhang, Zihan
    Jiang, Jianfei
    Wang, Qin
    Mao, Zhigang
    Jing, Naifeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 176 - 188
  • [37] PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning
    Song, Linghao
    Qian, Xuehai
    Li, Hai
    Chen, Yiran
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 541 - 552
  • [38] An ReRAM-based neuron device for neuromorphic pulse coding
    Nakada, Kazuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (03)
  • [39] GRAM: Graph Processing in a ReRAM-based Computational Memory
    Zhou, Minxuan
    Imani, Mohsen
    Gupta, Saransh
    Kim, Yeseong
    Rosing, Tajana
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 591 - 596
  • [40] On the Design and Development of a ReRAM-based Computational Memory Prototype
    Fernandez, Carlos
    Vourkas, Ioannis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,