Optimizing Motion Estimation with an ReRAM-Based PIM Architecture

被引:0
|
作者
Liu, Bing [1 ]
Shen, Zhaoyan [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
机构
[1] Shandong Univ, Binhai Rd 72, Qingdao, Peoples R China
关键词
Processing-in-Memory; Motion estimation; ReRAM;
D O I
10.1007/978-3-030-59016-1_24
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Motion estimation (ME) is an HEVC process for determining motion vectors that describe the blocks transformation direction from one frame to a future adjacent frame in a video sequence. ME is a memory and computationally intensive process which consumes more than 50% of the total running time of HEVC. To remedy the memory and computation challenges, in this paper, we present ReME, a highly paralleled Processing-In-Memory accelerator for ME based on ReRAM. In ReME, the space of ReRAM is separated into storage engine and ME processing engine. The storage engine acts as the conventional memory to store video frames and intermediate data while the processing engine is for ME computation. Each ME processing engine in ReME consists of a SAD (Sum of Absolute Differences) model, an interpolation model, and a SATD (Sum of Absolute Transformed Difference) model that transfer ME functions into ReRAM-based logic analog computation units. ReME further cooperates these basic computation units to perform ME processes in a highly parallel manner. Simulation results show that the proposed ReME accelerator significantly outperforms other implementations with time consuming and energy saving.
引用
收藏
页码:285 / 297
页数:13
相关论文
共 50 条
  • [21] GraphA: An efficient ReRAM-based architecture to accelerate large scale graph processing
    Ghasemi, Seyed Ali
    Jahannia, Belal
    Farbeh, Hamed
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 133
  • [22] ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration
    Long, Yun
    Na, Taesik
    Mukhopadhyay, Saibal
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2781 - 2794
  • [23] ReRAM-based Accelerator for Deep Learning
    Li, Bing
    Song, Linghao
    Chen, Fan
    Qian, Xuehai
    Chen, Yiran
    Li, Hai
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 815 - 820
  • [24] Accelerating Graph Neural Network Training on ReRAM-Based PIM Architectures via Graph and Model Pruning
    Ogbogu, Chukwufumnanya O.
    Arka, Aqeeb Iqbal
    Pfromm, Lukas
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Chakrabarty, Krishnendu
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (08) : 2703 - 2716
  • [25] FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture
    Ji, Yu
    Zhang, Youyang
    Xie, Xinfeng
    Li, Shuangchen
    Wang, Peiqi
    Hu, Xing
    Zhang, Youhui
    Xie, Yuan
    TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), 2019, : 733 - 747
  • [26] A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2019, E102C (07) : 580 - 584
  • [27] ReHarvest: An ADC Resource-Harvesting Crossbar Architecture for ReRAM-Based DNN Accelerators
    Xu, Jiahong
    Li, Haikun
    Duan, Zhuohui
    Liao, Xiaofei
    Jin, Hai
    Yang, Xiaokang
    Li, Huize
    Liu, Cong
    Mao, Fubing
    Zhang, Yu
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2024, 21 (03)
  • [28] Hardware attacks on ReRAM-based AI accelerators
    Heidary, Masoud
    Joardar, Biresh Kumar
    17TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE, DCAS 2024, 2024,
  • [29] Optimizing ADC Utilization through Value-Aware Bypass in ReRAM-based DNN Accelerator
    Yun, HanCheon
    Shin, Hyein
    Kang, Myeonggu
    Kim, Lee-Sup
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1087 - 1092
  • [30] Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain
    Wang, Qian
    Wang, Tianyu
    Shen, Zhaoyan
    Jia, Zhiping
    Zhao, Mengying
    Shao, Zili
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,