GraphA: An efficient ReRAM-based architecture to accelerate large scale graph processing

被引:22
|
作者
Ghasemi, Seyed Ali [1 ]
Jahannia, Belal [1 ]
Farbeh, Hamed [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran
关键词
Graph processing; Non-volatile memory (NVM); Resistive random-access memory (ReRAM); Hardware acceleration; Processing -in -memory (PIM); PERFORMANCE; MEMORY; MODEL;
D O I
10.1016/j.sysarc.2022.102755
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph analytics is the basis for many modern applications, e.g., machine learning and streaming data problems. With an unprecedented increase in data size of many emerging domains such as the social networks, which generate a lot of images and documents, real-time big data processing is crucial. Graph processing on traditional computer architectures faces irregular memory accesses that lead to significant data movements and waste a large amount of energy and time. ReRAM-based Processing-in-memory (PIM) is a novel technology that addresses the memory wall problem. Additionally, it provides a high parallelism level and a significant reduction in energy consumption with negligible leakage power. In this paper, we propose a ReRAM-based PIM architecture, named GraphA, which includes a novel reordering algorithm and mapping data to ReRAM Graph Engines (RGE) that cause RGEs to be used with high utilization. Furthermore, we present a compressed format, a memory layout, and proper graph partitioning for graph traversal to eliminate extra communication and useless computation. Moreover, we investigate the computation patterns of graph processing to find a suitable preprocessing model for the proposed GraphA architecture based on reorganizing classified supernode graphs and offering a runtime execution that fits it. Evaluations of GraphA on various real-world graphs show an average performance enhancement and energy saving of 5.3x and 6.0x, respectively, compared with the state-of-the-art GraphR architecture.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [2] A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal
    Han, Lei
    Shen, Zhaoyan
    Liu, Duo
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    ACM TRANSACTIONS ON STORAGE, 2018, 14 (01)
  • [3] GRAM: Graph Processing in a ReRAM-based Computational Memory
    Zhou, Minxuan
    Imani, Mohsen
    Gupta, Saransh
    Kim, Yeseong
    Rosing, Tajana
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 591 - 596
  • [4] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [5] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620
  • [6] ReGNN: A ReRAM-based Heterogeneous Architecture for General Graph Neural Networks
    Liu, Cong
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Zhang, Yu
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 469 - 474
  • [7] RETRANSFORMER: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration
    Yang, Xiaoxuan
    Yan, Bonan
    Li, Hai
    Chen, Yiran
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [8] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [9] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [10] CraftRGP: A Comprehensive Reliability Analysis Framework Towards ReRAM-Based Graph Processing
    Wei, Xiaohui
    Deng, Jiaguo
    Wang, Xiaonan
    Li, Zongdian
    Jiang, Nan
    Yue, Hengshan
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,