GraphA: An efficient ReRAM-based architecture to accelerate large scale graph processing

被引:22
|
作者
Ghasemi, Seyed Ali [1 ]
Jahannia, Belal [1 ]
Farbeh, Hamed [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn, Tehran, Iran
关键词
Graph processing; Non-volatile memory (NVM); Resistive random-access memory (ReRAM); Hardware acceleration; Processing -in -memory (PIM); PERFORMANCE; MEMORY; MODEL;
D O I
10.1016/j.sysarc.2022.102755
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph analytics is the basis for many modern applications, e.g., machine learning and streaming data problems. With an unprecedented increase in data size of many emerging domains such as the social networks, which generate a lot of images and documents, real-time big data processing is crucial. Graph processing on traditional computer architectures faces irregular memory accesses that lead to significant data movements and waste a large amount of energy and time. ReRAM-based Processing-in-memory (PIM) is a novel technology that addresses the memory wall problem. Additionally, it provides a high parallelism level and a significant reduction in energy consumption with negligible leakage power. In this paper, we propose a ReRAM-based PIM architecture, named GraphA, which includes a novel reordering algorithm and mapping data to ReRAM Graph Engines (RGE) that cause RGEs to be used with high utilization. Furthermore, we present a compressed format, a memory layout, and proper graph partitioning for graph traversal to eliminate extra communication and useless computation. Moreover, we investigate the computation patterns of graph processing to find a suitable preprocessing model for the proposed GraphA architecture based on reorganizing classified supernode graphs and offering a runtime execution that fits it. Evaluations of GraphA on various real-world graphs show an average performance enhancement and energy saving of 5.3x and 6.0x, respectively, compared with the state-of-the-art GraphR architecture.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network Acceleration
    Yang, Tao
    Li, Dongyue
    Han, Yibo
    Zhao, Yilong
    Liu, Fangxin
    Liang, Xiaoyao
    He, Zhezhi
    Jiang, Li
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 583 - 588
  • [22] A Framework for Accelerating Transformer-Based Language Model on ReRAM-Based Architecture
    Kang, Myeonggu
    Shin, Hyein
    Kim, Lee-Sup
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 3026 - 3039
  • [23] CRPIM: An efficient compute-reuse scheme for ReRAM-based Processing-in-Memory DNN accelerators
    Hong, Shihao
    Chung, Yeh-Ching
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 153
  • [24] Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures
    Arka, Aqeeb Iqbal
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (10) : 1743 - 1756
  • [25] RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment
    Wu, Ting
    Nien, Chin-Fu
    Chou, Kuang-Chao
    Cheng, Hsiang-Yun
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 400 - 405
  • [26] A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks
    Mittal, Sparsh
    MACHINE LEARNING AND KNOWLEDGE EXTRACTION, 2019, 1 (01): : 75 - 114
  • [27] A Novel and Efficient Block-Based Programming for ReRAM-Based Neuromorphic Computing
    Chen, Wei-Lun
    Gu, Fang-Yi
    Lin, Ing-Chao
    Zhang, Grace Li
    Li, Bing
    Schlichtmann, Ulf
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [28] A Reduced Architecture for ReRAM-Based Neural Network Accelerator and Its Software Stack
    Ji, Yu
    Liu, Zixin
    Zhang, Youhui
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (03) : 316 - 331
  • [29] GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing
    Dai, Guohao
    Huang, Tianhao
    Chi, Yuze
    Zhao, Jishen
    Sun, Guangyu
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    Yang, Huazhong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (04) : 640 - 653
  • [30] Accelerating Graph Neural Network Training on ReRAM-Based PIM Architectures via Graph and Model Pruning
    Ogbogu, Chukwufumnanya O.
    Arka, Aqeeb Iqbal
    Pfromm, Lukas
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Chakrabarty, Krishnendu
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (08) : 2703 - 2716