Ultra high I/O density package:: Sea of Leads (SoL)

被引:0
|
作者
Bakir, MS [1 ]
Patel, CS [1 ]
Kohl, PA [1 ]
Martin, KP [1 ]
Meindl, JD [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS | 2001年 / 4428卷
关键词
sea of leads (SoL); complaint wafer level package (CWLP); system-on-a-chip (SoC);
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Sea of Leads (SoL) is a novel ultra high input/output (I/O) density package (> 10(4) x-y-z compliant leads per cm(2)) that provides high bandwidth and high current distribution capacity for a system-on-a-chip (SoC). A prototype SoL with 12,000 leads per cm(2) has been designed and fabricated using our compliant wafer level packaging (CWLP) processing approach. The I/O density of the package is maximized by designing various lead lengths as a function of the necessary in-plane mechanical compliance, which increases linearly from the center. In addition, the leads are oriented along the die's local directions of expansion providing a higher degree of compliance. Two different lead lengths (53 mum leads on a 80 x 80 mum square lattice and 106 mum leads on a 80 x 160 mum rectangular lattice) totaling 12,000 leads per cm(2) are distributed across a 1 cm(2) die. SoL promises the capability of meeting high current (> 350 A) and high I/O bandwidth requirements as far ahead as the 35 nm generation node (year 2014) SoC. In essence, SoL extends wafer level batch processing of multilevel interconnects networks to include chip I/O leads.
引用
收藏
页码:335 / 339
页数:5
相关论文
共 50 条
  • [21] Sub-micron electrical interconnection enabled ultra-high I/O density wafer level SiP Integration
    Wu, C. J.
    Hsiao, S. T.
    Lin, W. H.
    Chen, H. Y.
    Shao, T. L.
    Hsiao, Y. L.
    Tung, C. H.
    Yu, Doug C. H.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1231 - 1236
  • [22] A MODULAR PACKAGE FOR EFFICIENT I/O OPERATIONS
    CISNEROS, G
    BUNGE, CF
    COMPUTERS & CHEMISTRY, 1986, 10 (02): : 153 - 161
  • [23] HIGH-DENSITY CENTRAL I/O CIRCUITS FOR CMOS
    MASLEID, RP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 431 - 435
  • [24] Technology Development of Wafer-level Ultra-high Density Fan-out (UHDFO) Package
    Fu, Dongzhi
    Ma, Shuying
    Zhao, Yanjiao
    Yang, Shiquan
    Shen, Jiulin
    Xiao, Zhiyi
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [25] The Design for Manufacture of high density DSP package
    Li, Jun
    Guo, Xueping
    Hong, Qinzhi
    Hou, Fengze
    Ding, Guowei
    Song, Jian
    Cao, Liqiang
    Wan, Lixi
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 626 - 629
  • [26] High-Density DRAM Package Simulation
    Wan, Ng Hong
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 700 - 704
  • [27] Thermal design for high density avionics package
    Xu, DH
    PROCEEDINGS OF THE 3RD CHINA-JAPAN SYMPOSIUM ON MECHATRONICS, 2002, : 370 - 373
  • [28] Manufacturing Readiness of BVA Technology for Ultra-High Bandwidth Package-on-Package
    Katkar, Rajesh
    Co, Rey
    Zohni, Wael
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1389 - 1395
  • [29] Hole grid array (HGA), the new tape carrier package with high count I/O
    Suyama, T
    Miyoshi, T
    NEC RESEARCH & DEVELOPMENT, 1996, 37 (02): : 203 - 214
  • [30] In-situ characterization of high-speed I/O chip-package systems
    Alm, Jongshick
    Puligundla, Sudeep
    Bashirullah, Rizwan
    Fox, Robert M.
    Eisenstadt, William R.
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 311 - +