Ultra high I/O density package:: Sea of Leads (SoL)

被引:0
|
作者
Bakir, MS [1 ]
Patel, CS [1 ]
Kohl, PA [1 ]
Martin, KP [1 ]
Meindl, JD [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS | 2001年 / 4428卷
关键词
sea of leads (SoL); complaint wafer level package (CWLP); system-on-a-chip (SoC);
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Sea of Leads (SoL) is a novel ultra high input/output (I/O) density package (> 10(4) x-y-z compliant leads per cm(2)) that provides high bandwidth and high current distribution capacity for a system-on-a-chip (SoC). A prototype SoL with 12,000 leads per cm(2) has been designed and fabricated using our compliant wafer level packaging (CWLP) processing approach. The I/O density of the package is maximized by designing various lead lengths as a function of the necessary in-plane mechanical compliance, which increases linearly from the center. In addition, the leads are oriented along the die's local directions of expansion providing a higher degree of compliance. Two different lead lengths (53 mum leads on a 80 x 80 mum square lattice and 106 mum leads on a 80 x 160 mum rectangular lattice) totaling 12,000 leads per cm(2) are distributed across a 1 cm(2) die. SoL promises the capability of meeting high current (> 350 A) and high I/O bandwidth requirements as far ahead as the 35 nm generation node (year 2014) SoC. In essence, SoL extends wafer level batch processing of multilevel interconnects networks to include chip I/O leads.
引用
收藏
页码:335 / 339
页数:5
相关论文
共 50 条
  • [31] High I/O glass ceramic package Pb-free BGA interconnect reliability
    Dai, X
    Pan, N
    Castro, A
    Culler, J
    Hussain, M
    Lewis, R
    Michalka, T
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 23 - 29
  • [32] Networked, high-density signal conditioning I/O is on the way
    Chilton's I&CS (Instrumentation & Control Systems), 1993, 66 (12):
  • [33] TRENDS IN HIGH DENSITY PACKAGING OF I/O CHIP CARRIERS.
    Geschwind, Gary
    Snyder, Dan
    Electri-onics, 1985, 31 (09): : 39 - 42
  • [34] Wafer-level packaging of optoelectronic chips using sea of leads electrical and optical I/O interconnections
    Bakir, MS
    Meindl, JD
    2004 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2004, : 583 - 584
  • [35] Motor controller squeezes into high-density package
    Granville, F
    EDN, 1997, 42 (02) : 18 - 18
  • [36] Silicon interposer technology for high-density package
    Matsuo, M
    Hayasaka, N
    Okumura, K
    Hosomi, E
    Takubo, C
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1455 - 1459
  • [37] A high K nanocomposite for high density chip-to-package interconnections
    Kim, T
    Nath, J
    Wilson, J
    Mick, S
    Franzon, PD
    Steer, MB
    Kingon, AI
    MATERIALS, INTEGRATION AND PACKAGING ISSUES FOR HIGH-FREQUENCY DEVICES II, 2005, 833 : 201 - 206
  • [38] A compact plastic package with high RF isolation by subsidiary inner ground leads
    Ishida, H
    Miyatsuji, K
    Tanaka, T
    Ueda, D
    Hamaguchi, C
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (11) : 2044 - 2049
  • [39] All-Digital CDR for High-Density, High-Speed I/O
    Loh, Matthew
    Emami-Neyestanak, Azita
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 147 - 148
  • [40] Sea of Leads (SoL) characterization and design for compatibility with board-level optical waveguide interconnection
    Bakir, MS
    Read, HA
    Mule, AV
    Kohl, PA
    Martin, KP
    Meindl, JD
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 491 - 494